
FINAL PROJECT - FIFO UVM



Top Module:

Test:

```
package test_pkg;
include "uvm_macros.svh"

//`include "main_sequence.sv"

//`include "reset_sequence.sv"

import uvm_pkg::*;
import env_pkg::*;
import reset_sequence_pkg::*;
import write_only_sequence_pkg::*;
import read_only_sequence_pkg::*;
import write_read_sequence_pkg::*;
import random_sequence_pkg::*;
import config_obj_pkg::*;

import config_obj_pkg::*;
```

```
class Test extends uvm_test;

'uvm_component_utils(Test)

config_obj c_obj;
Env env;
Reset_Sequence reset_seq;
Write_Only_Sequence wos;
Read_Only_Sequence ros;
Write_Read_Sequence wrs;
Random_Sequence rs;

function new(string name = "Test", uvm_component parent = null);
super.new(name,parent);
endfunction //new()
```

```
function void build phase(uvm phase phase);
super.build_phase(phase);
c_obj = config_obj::type_id::create("config_obj");
if(!uvm config db#(virtual FIFO IF)::get(this,"","IF",c obj.vif))
begin
    `uvm_fatal("build_phase","Test - Unable to get the virtual interface")
end
uvm_config_db#(config_obj)::set(this,"*","agent_config_obj",c_obj);
env = Env::type id::create("Env",this);
reset_seq = Reset_Sequence::type_id::create("reset_seq",this);
wos = Write_Only_Sequence::type_id::create("wos",this);
ros = Read_Only_Sequence::type_id::create("ros",this);
wrs = Write_Read_Sequence::type_id::create("wrs",this);
rs = Random Sequence::type id::create("rs",this);
task run phase(uvm phase phase);
super.run phase(phase);
 phase.raise_objection(this);
```

```
// #100; `uvm_info("run_phase","start reset sequence!",UVM_NONE)

reset_seq.start(env.agent.sqr);

// #100; `uvm_info("run_phase","start main sequence!",UVM_NONE)

wos.start(env.agent.sqr);

// #100; `uvm_info("run_phase","start main sequence!",UVM_NONE)

ros.start(env.agent.sqr);

// #100; `uvm_info("run_phase","start main sequence!",UVM_NONE)

wrs.start(env.agent.sqr);

// #100; `uvm_info("run_phase","start main sequence!",UVM_NONE)

rs.start(env.agent.sqr);

// #100; `uvm_info("run_phase","start main sequence!",UVM_NONE)

rs.start(env.agent.sqr);

phase.drop_objection(this);

endtask

endclass //className extends superClass

endpackage
```

Reset Sequence:

```
package reset_sequence_pkg;
    `include "uvm_macros.svh"
 3 import uvm_pkg::*;
5 import sequence_item_pkg::*;
6 class Reset Sequence extends uvm sequence #(Sequence Item);
 7    `uvm_object_utils(Reset_Sequence)
8 Sequence_Item seq_item;
9 function new(string name = "Reset_Sequence");
10 super.new(name);
13 task body;
14 seq_item = Sequence_Item::type_id::create("seq_item");
16 repeat(1)
17 begin
18 start_item(seq_item);
19 seq_item.rst_n =0;
20 seq_item.data_in=0;
21 seq_item.wr_en=0;
22 seq_item.rd_en=0;
    finish_item(seq_item);
    end
    endpackage
```

Random Sequence:

```
package random_sequence_pkg;
    include "uvm_macros.svh"
   import uvm_pkg::*;
5 import sequence_item_pkg::*;
6 class Random_Sequence extends uvm_sequence #(Sequence_Item);
7 `uvm_object_utils(Random_Sequence)
9 function new(string name = "Random Sequence");
10 super.new(name);
13 task body;
16 repeat (10000)
   begin
18 Sequence_Item seq_item;
19  seq_item = Sequence_Item::type_id::create("seq_item");
20 start_item(seq_item);
21 seq_item.rst_n = 1;
22 assert (seq_item.randomize());
23 finish_item(seq_item);
    end
    endpackage
```

Read Only Sequence

```
package read_only_sequence_pkg;
    `include "uvm_macros.svh"
3 import uvm_pkg::*;
5 import sequence_item_pkg::*;
6 class Read_Only_Sequence extends uvm_sequence #(Sequence_Item);
    `uvm_object_utils(Read_Only_Sequence)
9 function new(string name = "Read_Only_Sequence");
10 super.new(name);
13 task body;
16 repeat (2000)
17 begin
18 Sequence_Item seq_item;
19 seq_item = Sequence_Item::type_id::create("seq_item");
20 start_item(seq_item);
21 seq_item.rst_n = 1;
22 assert (seq_item.randomize());
23 seq_item.wr_en=0;
24 seq_item.rd_en=1;
25 finish_item(seq_item);
26 end
    endpackage
```

Write Only Sequence

```
package write_only_sequence_pkg;
    `include "uvm_macros.svh"
3 import uvm_pkg::*;
5 import sequence_item_pkg::*;
6 class Write_Only_Sequence extends uvm_sequence #(Sequence_Item);
7 `uvm_object_utils(Write_Only_Sequence)
    function new(string name = "Write_Only_Sequence");
10 super.new(name);
   task body;
    repeat (1000)
17 begin
18 Sequence_Item seq_item;
19 seq_item = Sequence_Item::type_id::create("seq_item");
20 start_item(seq_item);
21 seq_item.rst_n = 1;
22 assert (seq_item.randomize());
23 seq_item.wr_en=1;
24 seq_item.rd_en=0;
    finish_item(seq_item);
    end
    endpackage
```

Write Read Only Sequence

```
package write_read_sequence_pkg;
    `include "uvm macros.svh"
 3 import uvm_pkg::*;
 5 import sequence_item_pkg::*;
 6 class Write_Read_Sequence extends uvm_sequence #(Sequence_Item);
7 `uvm_object_utils(Write_Read_Sequence)
9 function new(string name = "Write_Read_Sequence");
10 super.new(name);
16 repeat (1000)
17 begin
18 Sequence_Item seq_item;
19 seq_item = Sequence_Item::type_id::create("seq_item");
20 start_item(seq_item);
21 seq_item.rst_n = 1;
22 seq_item.data_in =0;
23 seq_item.wr_en=1;
24 seq_item.rd_en=1;
26 finish_item(seq_item);
29 repeat(1000)
30 begin
31 Sequence_Item seq_item;
32 seq_item = Sequence_Item::type_id::create("seq_item");
33 start_item(seq_item);
34 seq_item.rst_n = 1;
35 //assert (seq_item.randomize());
36 seq_item.data_in =0;
37 seq_item.wr_en=0;
38 seq_item.rd_en=0;
40 finish_item(seq_item);
41 end
44 endpackage
```

Environment:

```
package env_pkg;
    `include "uvm_macros.svh"
   import uvm_pkg::*;
8 import agent_pkg::*;
9 import coverage_pkg::*;
10 import scoreboard_pkg::*;
15 class Env extends uvm env;
18 Agent agent;
19 Scoreboard sb;
21 function new(string name = "Env",uvm_component parent = null );
22 super.new(name,parent);
25 function void build_phase(uvm_phase phase);
26 super.build_phase(phase);
27 agent = Agent::type_id::create("agent",this);
28 sb = Scoreboard::type_id::create("sb",this);
    cov = Coverage::type_id::create("cov",this);
   function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
   agent.agt_ap.connect(sb.sb_export);
   agent.agt_ap.connect(cov.cov_export);
    endpackage
```

Scoreboard

```
package scoreboard_pkg;
    `include "uvm_macros.svh"
4 import uvm_pkg::*;
5 import sequence_item_pkg::*;
6 class Scoreboard extends uvm scoreboard;
   `uvm_component_utils(Scoreboard)
   uvm analysis export#(Sequence Item) sb export;
   uvm_tlm_analysis_fifo#(Sequence_Item) sb_fifo;
11 > Sequence_Item fifo_transaction;
       localparam FIFO WIDTH = 16;
       localparam FIFO_DEPTH = 8;
       localparam max_fifo_addr = $clog2(FIFO_DEPTH);
        logic [FIFO_WIDTH-1:0] data_out_ref;
        logic wr_ack_ref, overflow_ref;
        logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
        logic [max fifo addr-1:0] wr ptr ref;
        logic [max_fifo_addr-1:0] rd_ptr_ref;
        logic [max_fifo_addr:0] count_ref;
        logic [FIFO_WIDTH-1 : 0] mem_ref [FIFO_DEPTH];
        int failed = 0;
        int passed = 0;
    function new(string name = "Scoreboard", uvm_component parent = null);
    super.new(name,parent);
   function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    sb_export = new("sb_export",this);
    sb_fifo = new("sb_fifo", this);
    function void connect_phase(uvm_phase phase);
   super.connect_phase(phase);
```

```
super.connect_phase(phase);
sb export.connect(sb fifo.analysis export);
function void reference model(Sequence Item trans);
   if (!trans.rst_n) begin
       wr_ptr_ref = 0;
       wr_ack_ref=0;
        overflow_ref=0;//fault was dectected here
        data_out_ref= 0;//fault was dectected here
   end
   else if (trans.wr_en && count_ref < 8) begin
       mem_ref[wr_ptr_ref] = trans.data_in;
       wr_ack_ref = 1;
       wr_ptr_ref = wr_ptr_ref + 1;
        overflow_ref = 0;//fault was dectected here
   end
   else begin
       wr_ack_ref = 0;
       if (full_ref & trans.wr_en)
           overflow_ref = 1;
           overflow_ref = 0;
   end
   if (!trans.rst_n) begin
       rd_ptr_ref = 0;
        data_out_ref= 0;//fault was dectected here
        underflow_ref=0;//fault was dectected here
   else if (trans.rd_en && count_ref != 0) begin
        data_out_ref = mem_ref[rd_ptr_ref];
       rd_ptr_ref = rd_ptr_ref + 1;
       underflow_ref=0;//fault was dectected here
   end
   else begin
   if(empty ref&&trans.rd en)
       underflow_ref=1;
```

```
end

if (ltrans.rst_n) begin

count_ref = 0;

data_out_ref = 0;/fault was dectected here

end

else begin

f (((trans.we_n, trans.rd_en) == 2'bi0) && !full_ref) // if wren-1 and count_ref != 8

count_ref = count_ref + 1;

count_ref = count_ref + 1;

else if ((trans.we_n, trans.rd_en) == 2'bi0) && !full_ref) // if wren-1 and count_ref != 8

count_ref = count_ref - 1;

else if ((trans.we_n, trans.rd_en)==2'bi1) begin//fault was dectected here

if(full_ref)

count_ref = count_ref - 1;

else if ((trans.we_n,trans.rd_en)==2'bi1) begin//fault was dectected here

if(full_ref)

count_ref = count_ref+1;

else if (empty_ref)

count_ref = count_ref+1;

else if (empty_ref)

count_ref = (count_ref == FIFO_DEPTH.)? 1 : 0;

full_ref = (count_ref == FIFO_DEPTH.)? 1 : 0;

function

function

sample = (count_ref == FIFO_DEPTH.)? 1 : 0;

function void check_data(Sequence_Item trans);

reference_model(trans);

assert(trans.data_out === data_out_ref && trans.we_ack_ref && trans.overflow === overflow_ref && trans.full === full_ref && trans.gata_ref && trans.overflow === overflow_ref && trans.full === full_ref && trans.gata_ref && trans.overflow === overflow_ref && trans.full === full_ref && trans.gata_ref && trans.overflow === overflow_ref && trans.full === full_ref && trans.gata_ref && trans.overflow === overflow_ref && trans.full === full_ref && trans.gata_ref && trans.overflow === overflow_ref && trans.full === full_ref && trans.gata_ref && trans.overflow === overflow_ref && trans.full_ref && trans.gata_ref && trans.overflow_ref && trans.gata_r
```

```
end
lead begin
lead begin
lead servor("test failed!");
lead failed++;
end
lead endfunction
lead task run_phase(uvm_phase phase);
lead super.run_phase(uvm_phase);
lead super.run_phase(phase);
lead forever begin
lead super.fun sb_fifo.get(fifo_transaction);
lead end
lead endtask
lead endtask
lead function void phase_ready_to_end(uvm_phase phase);
lead super.phase_ready_to_end(phase);
lead function void phase_ready_to_end(uvm_phase phase);
lead super.phase_ready_to_end(phase);
lead super.phase_ready_to_end(phase);
lead endfunction
lead cases: %d, No. Of Failed Cases: %d",passed,failed);
lead endclass
lead cases: %d, No. Of Failed cases: %d",passed,failed);
lead cas
```

Coverage

```
package coverage_pkg;
`include "uvm_macros.svh"
   import sequence item pkg::*;
    `uvm_component_utils(Coverage)
    uvm_analysis_export #(Sequence_Item) cov_export;
    Sequence_Item F_cvg_txn;
  rd_en_cp: coverpoint F_cvg_txn.rd_en;
   wr_ack_cp: coverpoint F_cvg_txn.wr_ack;
    overflow_cp: coverpoint F_cvg_txn.overflow;
    underflow_cp: coverpoint F_cvg_txn.underflow;
almostfull_cp: coverpoint F_cvg_txn.almostfull;
    almostempty_cp: coverpoint F_cvg_txn.almostempty;
  wr rd ack: cross wr en cp,rd en cp,wr ack cp
                 ignore\_bins \ ign\_ack\_without\_wr = binsof(wr\_en\_cp) \ intersect \ \{0\} \ \& \ binsof(wr\_ack\_cp) \ intersect \{1\};
                 ignore\_bins \ ign\_overflow\_without\_wr = binsof(wr\_en\_cp) \ intersect \ \{0\} \ \& \ binsof(overflow\_cp) \ intersect \ \{1\};
wr__rd__underflow:cross wr_en_cp,rd_en_cp,underflow_cp
                 ignore\_bins \ ign\_underflaw\_without\_rd = binsof(rd\_en\_cp) \ intersect \ \{\emptyset\} \ \&\& \ binsof(underflaw\_cp) \ intersect\{1\}; \\ ign\_underflaw\_cp) \ ign\_underflaw\_cp) \ intersect\{1\}; \\ ign\_underflaw\_cp) \ ign\_underflaw\_
 wr_rd_full:cross wr_en_cp,rd_en_cp,full_cp
                  ignore_bins ign_full_without_wr = binsof(wr_en_cp) intersect {0} && binsof(full_cp) intersect{1};
```

```
## Importance of the content of the
```

```
forever

begin

cov_fifo.get(F_cvg_txn);

cg.sample();

end

end

endtask

endclass

endpackage
```

Agent

```
package agent pkg;
`include "uvm_macros.svh"
import uvm_pkg::*;
import sequence item pkg::*;
import driver_pkg::*;
import monitor pkg::*;
import config_obj_pkg::*;
import sequencer_pkg::*;
class Agent extends uvm_agent;
`uvm_component_utils(Agent)
config_obj c_obj;
Sequencer sqr;
Driver driver;
Monitor monitor;
uvm_analysis_port #(Sequence_Item) agt_ap;
function new(string name = "Agent", uvm_component parent = null);
super.new(name,parent);
function void build_phase(uvm_phase phase);
super.build_phase(phase);
sqr = Sequencer::type_id::create("sqr" ,this);
if(!uvm_config_db#(config_obj)::get(this,"","agent_config_obj",c_obj))//got from
begin
`uvm_fatal("build_phase","Driver - Unable to get the config object")
end
driver = Driver::type_id::create("driver",this);
monitor = Monitor::type_id::create("monitor",this);
agt_ap = new("agt_ap",this);
task run_phase(uvm_phase phase);
super.run_phase(phase);
function void connect_phase(uvm_phase phase);
super.connect_phase(phase);
driver.seq_item_port.connect(sqr.seq_item_export);
monitor.IF = c_obj.vif;
```

```
48 endfunction
49
50
51
52
53 endclass
54
55
6 endpackage
57
```

Monitor

```
package monitor_pkg;
include "uvm_macros.svh"
    import uvm_pkg::*;
   import sequence_item_pkg::*;
   `uvm_component_utils(Monitor)
10 Sequence_Item fifo_transaction;
    uvm_analysis_port#(Sequence_Item) mon_ap;
    function new(string name = "monitor", uvm_component parent = null);
    super.new(name,parent);
    function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    mon_ap = new("mon_ap",this);
    function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    task run_phase(uvm_phase phase);
    super.run_phase(phase);
    forever
    begin
        fifo_transaction = Sequence_Item::type_id::create("fifo_transaction");
        @(posedge IF.clk)
       fifo_transaction.data_in = IF.data_in;
       fifo_transaction.rst_n = IF.rst_n;
       fifo_transaction.wr_en = IF.wr_en;
       fifo_transaction.rd_en = IF.rd_en;
     @(negedge IF.clk);
```

```
@(negedge IF.clk);
46
       fifo_transaction.wr_ack = IF.wr_ack;
47
48
       fifo_transaction.overflow = IF.overflow;
49
       fifo_transaction.underflow = IF.underflow;
       fifo_transaction.data_out = IF.data_out;
       fifo_transaction.full = IF.full;
       fifo_transaction.empty = IF.empty;
       fifo_transaction.almostfull = IF.almostfull;
56
       fifo_transaction.almostempty = IF.almostempty;
       fifo_transaction.underflow = IF.underflow;
       mon_ap.write(fifo_transaction);
68
69 v // join
70
71
    end
75
76
78
79
    endpackage
```

```
mon_ap.write(item);

//mon_ap.write(item);
end
endtask
endclass
endpackage
```

Driver

```
package driver_pkg;
 `include "uvm macros.svh"
 import sequence_item_pkg::*;
 import uvm_pkg::*;
 class Driver extends uvm_driver #(Sequence_Item);
 `uvm_component_utils(Driver)
 virtual FIFO_IF IF;
 Sequence_Item fifo_transaction;
 function new(string name = "Driver", uvm_component parent = null);
 super.new(name,parent);
 function void build_phase(uvm_phase phase);
 super.build_phase(phase);
 function void connect_phase(uvm_phase phase);
 super.connect_phase(phase);
 task run_phase(uvm_phase phase);
v super.run_phase(phase);
    IF.data_in = 0;
    IF.rst_n = 0;
   IF.wr_en = 0;
   IF.rd_en = 0;
 forever begin
 fifo transaction = Sequence Item::type id::create("fifo transaction");
 seq_item_port.get_next_item(fifo_transaction);
∨@(negedge IF.clk)
    IF.data_in = fifo_transaction.data_in ;
    IF.rst_n = fifo_transaction.rst_n;
    IF.wr_en = fifo_transaction.wr_en;
    IF.rd_en = fifo_transaction.rd_en;
```

```
//@(negedge vif.clk)
seq_item_port.item_done();

// uvm_info("run_phase","driver running!",UVM_NONE)
//$display("%s",seq_item.convert2string());

end
endtask

endtask

endclass
endpackage

7
```

SV Assertion

```
Final Project > F SVA.sv | F NFIFO.sv | F SVA.sv | F NFO.sv |

induce SVA[FIFO_IF].DUT IF];

a _wr_ack:assert property (@(posedge IF.clk) disable iff(!IF.rst_n) (IF.wr_en && (!IF.full)) |=> IF.wr_ack );

c _wr_ack:cover property (@(posedge IF.clk) disable iff(!IF.rst_n) (IF.wr_en && (!IF.full)) |=> IF.wr_ack );

a_overflow:assert property (@(posedge IF.clk) disable iff(!IF.rst_n) (IF.wr_en && IF.full) |=> IF.overflow );

c_overflow:cover property (@(posedge IF.clk) disable iff(!IF.rst_n) (IF.wr_en && IF.full) |=> IF.overflow );

a_underflow:assert property (@(posedge IF.clk) disable iff(!IF.rst_n) (IF.rd_en && IF.empty) |=> IF.underflow );

c_underflow:cover property (@(posedge IF.clk) disable iff(!IF.rst_n) (IF.rd_en && IF.empty) |=> IF.underflow );

endmodule
```

Config_Obj

```
Final Project > F config_obj_pkg.sv

1    package config_obj_pkg;

2    include "uvm_macros.svh"

3    import uvm_pkg::*;

4    class config_obj extends uvm_object;

5    iuvm_object_utils(config_obj)

6    virtual FIFO_IF vif;

7    function new(string name = "config_obj");

8    super.new(name);

9    endfunction

10    endclass

11    endpackage
```


FIFO_IF

```
FIND.W | Fwmitzread_paquence.n | FSMAN | FRMO_MEAN | FRMO_MEAN | FRMO_MEAN |
Interface | FFFO_LFUT |
I
```

RUN.DO


```
vlib work
vlog +fcover +cover +define+sva +acc -f source.list -covercells
vsim -voptargs=+acc -cover work.TOP
coverage save report.ucdb -onexit -du FIFO
add wave -noupdate /TOP/IF/clk
add wave -noupdate /TOP/IF/data in
add wave -noupdate /TOP/IF/rst n
add wave -noupdate /TOP/IF/wr en
add wave -noupdate /TOP/IF/rd en
add wave -noupdate /TOP/IF/data out
add wave -noupdate /TOP/IF/wr ack
add wave -noupdate /TOP/IF/overflow
add wave -noupdate /TOP/IF/full
add wave -noupdate /TOP/IF/empty
add wave -noupdate /TOP/IF/almostfull
add wave -noupdate /TOP/IF/almostempty
add wave -noupdate /TOP/IF/underflow
add wave -noupdate /TOP/DUT/count
add wave -noupdate -expand -group Coverage /TOP/DUT/c wr ptr
add wave -noupdate -expand -group Coverage /TOP/DUT/c rd ptr
add wave -noupdate -expand -group Coverage /TOP/DUT/c count up
add wave -noupdate -expand -group Coverage /TOP/DUT/c count down
add wave -noupdate -expand -group Coverage /TOP/DUT/sva/c wr ack
add wave -noupdate -expand -group Coverage /TOP/DUT/sva/c overflow
add wave -noupdate -expand -group Coverage /TOP/DUT/sva/c underflow
add wave -noupdate -expand -group Assertions /TOP/DUT/a reset
add wave -noupdate -expand -group Assertions /TOP/DUT/a full
add wave -noupdate -expand -group Assertions /TOP/DUT/a empty
add wave -noupdate -expand -group Assertions /TOP/DUT/a almostfull
add wave -noupdate -expand -group Assertions /TOP/DUT/a almostempty
add wave -noupdate -expand -group Assertions /TOP/DUT/a wr ptr
add wave -noupdate -expand -group Assertions /TOP/DUT/a rd ptr
add wave -noupdate -expand -group Assertions /TOP/DUT/a count up
add wave -noupdate -expand -group Assertions /TOP/DUT/a count down
add wave -noupdate -expand -group Assertions /TOP/DUT/sva/a wr ack
add wave -noupdate -expand -group Assertions /TOP/DUT/sva/a overflow
add wave -noupdate -expand -group Assertions /TOP/DUT/sva/a underflow
run -all
add wave -position insertpoint \
sim:/TOP/DUT/count
coverage exclude -du FIFO -togglenode rst n
#vcover report report.ucdb -details -annotate -all -output coverage report.txt
```

Code Coverage and Functional Coverage




Assertion Coverage





Reports

Code Coverage





Functional Coverage

Covergroup Coverage:		• •						
Covergoup Bins 62 62 8 188.88% 188.5 188	1	Covergroup Coverage:						
Covergroup Bins 62 62 8 188.88%	2	Covergroups	1	na	na 100.	00%		
6 Covergroup Petric Goal Bins Status 7 8	3	Coverpoints/Crosses	16	na	na	na		
6 Covergroup Metric Goal Bins Status 7 8	4	Covergroup Bins	62	62	0 100.	00%		
7 8	5							
9 TYPE /coverage_pkg/Coverage/cg 100.00% 100 - Covered 10 covered/total bins: 62 62 - 11 missing/total bins: 0 62 - 12 % Hit: 100.00% 100 - 13 Coverpoint wr_en_cp 100.00% 100 - 14 covered/total bins: 2 2 - 15 missing/total bins: 0 2 - 16 % Hit: 100.00% 100 - 17 bin auto[0] 5961 1 - Covered 18 bin auto[1] 9040 1 - Covered 20 covered/total bins: 2 2 - 21 missing/total bins: 0 2 - 22 % Hit: 100.00% 100 - 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered	6	Covergroup			Metric	Goal	Bins	Status
9 TYPE / coverage_pkg/Coverage/cg 100.00% 100 - Covered 10 covered/total bins: 62 62 - 11 missing/total bins: 0 62 - 12 % Hit: 100.00% 100 - 13 Coverpoint wr_en_cp 100.00% 100 - Covered 14 covered/total bins: 2 2 - - 15 missing/total bins: 0 2 - - 16 % Hit: 100.00% 100 - Covered 17 bin auto[0] 5961 1 - Covered 18 bin auto[1] 90.00% 100 - Covered 20 covered/total bins: 2 2 - 21 missing/total bins: 0 2 - 22 % Hit: 100.00% 100 - Covered 24 bin auto[0] 8983 1 - Covered 25 Covered/total bins: 2 2 - 26 covered/total bins: 0 2 - 27 missing/total bins: 0 2 -	7							
10	8							
### ### ##############################	9	TYPE /coverage_pkg/Coverage/cg			100.00%	100		Covered
12	10	covered/total bins:			62	62		
13 Coverpoint wr_en_cp 100.00% 100 - Covered	11	missing/total bins:			0	62		
14 covered/total bins: 2 2 2 - 15 missing/total bins: 6 2 - 16 % Hit: 100.00% 100 - 17 bin auto[0] 5961 1 - Covered 18 bin auto[1] 9040 1 - Covered 19 Coverpoint rd_en_cp 100.00% 100 - Covered 20 covered/total bins: 2 2 2 - 21 missing/total bins: 6 2 - 22 % Hit: 100.00% 100 - 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 2 - 27 missing/total bins: 9 2 2 - 28 % Hit: 100.00% 100 - Covered 29 bin auto[0] 100.00% 100 - 29 bin auto[0] 100.00% 100 - 29 bin auto[0] 100.00% 100 - 20 covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 2 -	12	% Hit:			100.00%	100		
15 missing/total bins: 0 2 - 16 % Hit: 100.00% 100 - 17 bin auto[0] 5961 1 - Covered 18 bin auto[1] 9040 1 - Covered 19 Coverpoint rd_en_cp 100.00% 100 - Covered 20 covered/total bins: 2 2 - 21 missing/total bins: 0 2 - 22 % Hit: 100.00% 100 - Covered 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30	13	Coverpoint wr_en_cp			100.00%	100		Covered
16 % Hit: 100.00% 100 - 17 bin auto[0] 5961 1 - Covered 18 bin auto[1] 9040 1 - Covered 19 Coverpoint rd_en_cp 100.00% 100 - Covered 20 covered/total bins: 2 2 - 21 missing/total bins: 0 2 - 22 % Hit: 100.00% 100 - 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31	14	covered/total bins:			2	2		
17 bin auto[0] 5961 1 - Covered 18 bin auto[1] 9040 1 - Covered 19 Coverpoint rd_en_cp 100.00% 100 - Covered 20 covered/total bins: 2 2 - 21 missing/total bins: 0 2 - 22 % Hit: 100.00% 100 - 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 -	15	missing/total bins:			0	2		
18 bin auto[1] 9040 1 - Covered 19 Coverpoint rd_en_cp 100.00% 100 - Covered 20 covered/total bins: 2 2 - 21 missing/total bins: 0 2 - 22 % Hit: 100.00% 100 - 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 -	16	% Hit:			100.00%	100		
19 Coverpoint rd_en_cp 100.00% 100 - Covered 20 covered/total bins: 2 2 - 21 missing/total bins: 0 2 - 22 % Hit: 100.00% 100 - 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 -	17				5961	1		Covered
20 covered/total bins: 2 2 - 21 missing/total bins: 0 2 - 22 % Hit: 100.00% 100 - 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 - -	18	bin auto[1]			9040	1		Covered
21 missing/total bins: 0 2 - 22 % Hit: 100.00% 100 - 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 2 -	19	Coverpoint rd_en_cp			100.00%	100		Covered
22 % Hit: 100.00% 100 - 23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 -	20	covered/total bins:			2	2		
23 bin auto[0] 8988 1 - Covered 24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 -	21	missing/total bins:			0	2		
24 bin auto[1] 6013 1 - Covered 25 Coverpoint wr_ack_cp 100.00% 100 - Covered 26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 -	22				100.00%	100		
25	23	bin auto[0]			8988	1		Covered
26 covered/total bins: 2 2 - 27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 -								
27 missing/total bins: 0 2 - 28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 - -								Covered
28 % Hit: 100.00% 100 - 29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 - -								
29 bin auto[0] 10974 1 - Covered 30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 -								
30 bin auto[1] 4027 1 - Covered 31 Coverpoint overflow_cp 100.00% 100 - Covered 32 covered/total bins: 2 2 -								
Coverpoint overflow_cp 100.00% 100 - Covered covered/total bins: 2 2 -								
32 covered/total bins: 2 2 -								
								Covered
33		covered/total bins:			2	2		
	33							

Assertion Coverage

```
Directive Coverage:

Directives 3 3 0 100.00%

DIRECTIVE COVERAGE:

Design Design Lang File(Line) Hits Status

Unit UnitType

Unit UnitType

Top/DUT/sva/c_wr_ack SVA Verilog SVA SVA.sv(4) 4027 Covered

Top/DUT/sva/c_overflow SVA Verilog SVA SVA.sv(7) 5012 Covered

Top/DUT/sva/c_underflow SVA Verilog SVA SVA.sv(10) 1993 Covered
```



	• •					
	=======================================	=========	=======	===	:======	
	=== Instance: /TOP/D	UT				
	=== Design Unit: wor	k.FIFO				
		=========	=======	===	:======	
	==					
6	Assertion Coverage:					
	Assertions		9	9	0	100.00%
8						
9	Name	File(Line)			Failure	Pass
10					Count	Count
11						
12	/TOP/DUT/a_reset	FIFO.sv(95)			0	1
13	/TOP/DUT/a_full	FIFO.sv(97)			0	1
14	/TOP/DUT/a_empty	FIFO.sv(98)			0	1
15	/TOP/DUT/a_almostful	1				
16		FIFO.sv(99)			0	1
17	/TOP/DUT/a_almostemp	ty				
18		FIFO.sv(100)			0	1
19	/TOP/DUT/a_wr_ptr	FIFO.sv(104)			0	1
20	/TOP/DUT/a_rd_ptr	FIFO.sv(107)			0	1
21	/TOP/DUT/a_count_up	FIFO.sv(110)			0	1
22	/TOP/DUT/a_count_dow	n				
23		FIFO.sv(113)			0	1

•	• •							
	=======================================		=======	====	=======	:======	:======	
	== === Instance: /TOP/DUT/sva							
	=== Design Unit: wor	rk.SVA						
	===========		=======	====	=======		:======	
	==							
6	Assertion Coverage:							
	Assertions		3	3	0	100.00%		
8								
9	Name	File(Line)			Failure	Pass		
10				(Count	Count		
11								
12	/TOP/DUT/sva/a_wr_ad	ck						
13		SVA.sv(3)			0	1		
14	/TOP/DUT/sva/a_overf	-low						
15		SVA.sv(6)			0	1		
16	/TOP/DUT/sva/a_under	rflow						
17		SVA.sv(9)			0	1		
18								
19	Directive Coverage:							
20	Directives		3	3	0	100.00%		

Results:

```
# UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 150010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# No. Of Passed Cases:
# No. Of Passed Cases:
                                    15001, No. Of Failed Cases:
                                                                                     0
                                     15001, No. Of Failed Cases:
                                                                                     o
   --- UVM Report Summary ---
  ** Report counts by severity
  UVM_INFO: 4
# UVM_WARNING :
# UVM_ERROR : 0
# UVM_FATAL : 0
# UVM_FAIAL:
# ** Report cour
# [Questa UVM]
# [RNTST] 1
# [TEST_DONE]
# ** Note: %fini
# Time: 1500)
# 1
# Break in Task
   ** Report counts by id
   ** Note: $finish
                           : \texttt{C:/questasim64\_2021.1/win64/../verilog\_src/uvm-1.1d/src/base/uvm\_root.svh(430)}
      Time: 150010 ns Iteration: 61 Instance: /TOP
```

