

Synchronous FIFO

The top module will generate the clock, pass it to the interface, and the interface will be passed to the DUT, tb, and monitor modules. The tb will reset the DUT and then randomize the inputs. At the end of the test, the tb will assert a signal named test_finished. The signal will be defined as well as the error_count and correct_count in a shared package that you will create named shared_pkg.

```
1  import shared_pkg::*;
2
3  module TOP;
4
5  bit clk =0;
6
7  always #5 clk = ~clk;
8  FIFO_IF IF (clk);
9
10  FIFO DUT(
11      .data_in(IF.data_in), .wr_en(IF.wr_en), .rd_en(IF.rd_en),
12      .clk(IF.clk), .rst_n(IF.rst_n), .full(IF.full),
13      .empty(IF.empty), .almostfull(IF.almostfull), .almostempty(IF.almostempty),
14      .wr_ack(IF.wr_ack), .overflow(IF.overflow), .underflow(IF.underflow),
15      .data_out(IF.data_out)
16  );
17
18  Monitor moniotr(IF.Monitor);
19
20  TB tb(IF.TB);
21
22  initial
23  begin
24      wait(test_finished)
25      begin
26          $display("correct count: %d, error count: %d",correct_count, error_count);
27          $stop;
28      end
29  end
30
31  endmodule
```

The monitor module will do the following:

1. Create objects of 3 different classes (FIFO_transaction, FIFO_scoreboard, FIFO_coverage). These classes will be discussed later in the document

```
1  `include "FIFO_IF.sv"
2  import FIFO_coverage_pkg::*;
3  import FIFO_transaction_pkg::*;
4  import FIFO_scoreboard_pkg::*;
5
6  module Monitor(FIFO_IF.Monitor IF);
7      FIFO_coverage fifo_coverage;
8      FIFO_transaction fifo_transaction;
9      FIFO_scoreboard fifo_scoreboard;
10
11  initial
12  begin
13      fifo_transaction = new();
14      fifo_coverage = new();
15      fifo_scoreboard = new();
16  forever begin
17      @(posedge IF.clk)
18          fifo_transaction.data_in = IF.data_in;
19  end
```

2. It will have an initial block and inside it a forever loop that waits for negedge clock at the start of the loop and then sample the data of the interface and assign it to the data variables of the object of class FIFO_transaction. And then after that there will be fork join, where 2 processes will run, the first one is calling a method named sample_data of the object of class FIFO_coverage and the second process is calling a method named check_data of the object of class FIFO_scoreboard.

```
10
11 initial
12 begin
13     fifo_transaction = new();
14     fifo_coverage = new();
15     fifo_scoreboard = new();
16     forever begin
17         @(posedge IF.clk)
18             fifo_transaction.data_in = IF.data_in;
19
20             fifo_transaction.rst_n = IF.rst_n;
21
22             fifo_transaction.wr_en = IF.wr_en;
23             fifo_transaction.rd_en = IF.rd_en;
24
25
26         @(negedge IF.clk) ;
27             fifo_transaction.wr_ack = IF.wr_ack;
28
29             fifo_transaction.overflow = IF.overflow;
30             fifo_transaction.underflow = IF.underflow;
31
32             fifo_transaction.data_out = IF.data_out;
33             fifo_transaction.full = IF.full;
34             fifo_transaction.empty = IF.empty;
35
36             fifo_transaction.almostfull = IF.almostfull;
37             fifo_transaction.almostempty = IF.almostempty;
38
39             fifo_transaction.underflow = IF.underflow;
40         fork
41
42             fifo_coverage.sample_data(fifo_transaction);
43             begin
44
45                 fifo_scoreboard.check_data(fifo_transaction);
46             end
47         join
48
49     end
50
```

2. Create a package in a new file that will have a class named FIFO_transaction
 - a. Inside of this class add the FIFO inputs and outputs as class variables of the class as well as adding 2 integers (RD_EN_ON_DIST & WR_EN_ON_DIST)
 - b. Add a constructor that takes 2 inputs and override the values of RD_EN_ON_DIST and WR_EN_ON_DIST, let the default of RD_EN_ON_DIST be 30 and WR_EN_ON_DIST be 70
 - c. Add the following 3 constraint blocks
 1. Assert reset less often
 2. Constraint the write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DIST
 3. Constraint the read enable the same as write enable but using RD_EN_ON_DIST

```

1  package FIFO_transaction_pkg;
2
3
4  class FIFO_transaction;
5      parameter FIFO_WIDTH = 16;
6      parameter FIFO_DEPTH = 8;
7
8      int WR_EN_ON_DIST;
9      int RD_EN_ON_DIST;
10
11      rand logic [FIFO_WIDTH-1:0] data_in;
12      rand logic rst_n;
13      rand logic wr_en, rd_en;
14
15
16      logic [FIFO_WIDTH-1:0] data_out;
17
18      logic wr_ack, overflow;
19      logic full, empty, almostfull, almostempty, underflow;
20
21
22      function new(int RD_EN_ON_DIST=30, int WR_EN_ON_DIST=70);
23
24          this.RD_EN_ON_DIST = RD_EN_ON_DIST;
25          this.WR_EN_ON_DIST = WR_EN_ON_DIST;
26
27      endfunction
28
29      constraint cons {
30          rst_n dist{1'b1:=98, 1'b0:=2};
31          wr_en dist{1'b1:=WR_EN_ON_DIST, 1'b0:=100-WR_EN_ON_DIST};
32          rd_en dist{1'b1:=RD_EN_ON_DIST, 1'b0:=100-RD_EN_ON_DIST};
33      };
34
35
36  endclass
37
38  endpackage

```

3. Create a package in a new file that will have a class for functional coverage collection named `FIFO_coverage`

a. Import the previous package (Add the import statement after the package declaration)

b. The class will have an object of the class `FIFO_transaction` named `F_cvg_txn`.

c. Create a covergroup. The coverage needed is cross coverage between 3 signals which are write enable, read enable and each output control signals (outputs except `data_out`) to make sure that all combinations of write and read enable took place in all state of the FIFO.

d. Create a void function inside it named `sample_data` that takes one input named `F_txn`. This input is an object of class `FIFO_transaction`. This function will do the following

1. Assign `F_txn` to `F_cvg_txn`

2. Trigger the sampling of the covergroup using the `.sample` method

```

package FIFO_coverage_pkg;
import FIFO_transaction_pkg::*;

class FIFO_coverage;
    FIFO_transaction F_cvg_txn;

    //virtual FIFO_IF F_cvg_txn;
    /*
    | logic wr_ack, overflow;
    | logic full, empty, almostfull, almostempty, underflow;
    */
    covergroup cg;
    option.per_instance = 1;
    wr_en_cp: coverpoint F_cvg_txn.wr_en;
    rd_en_cp: coverpoint F_cvg_txn.rd_en;

    wr_ack_cp: coverpoint F_cvg_txn.wr_ack;

    overflow_cp: coverpoint F_cvg_txn.overflow;
    underflow_cp: coverpoint F_cvg_txn.underflow;

    full_cp: coverpoint F_cvg_txn.full;
    empty_cp: coverpoint F_cvg_txn.empty;

    almostfull_cp: coverpoint F_cvg_txn.almostfull;
    almostempty_cp: coverpoint F_cvg_txn.almostempty;

    wr_rd_ack: cross wr_en_cp,rd_en_cp,wr_ack_cp
    {
        ignore_bins ign_ack_without_wr = binsof(wr_en_cp) intersect {0} && binsof(wr_ack_cp) intersect{1};
    }

    wr_rd_overflow:cross wr_en_cp,rd_en_cp,overflow_cp
    {
        ignore_bins ign_overflow_without_wr = binsof(wr_en_cp) intersect {0} && binsof(overflow_cp) intersect{1};
    }

    wr_rd_underflow:cross wr_en_cp,rd_en_cp,underflow_cp
    {
        ignore_bins ign_underflow_without_rd = binsof(rd_en_cp) intersect {0} && binsof(underflow_cp) intersect{1};
    }

    wr_rd_full:cross wr_en_cp,rd_en_cp,full_cp
    {

```

```

wr_rd_full:cross wr_en_cp,rd_en_cp,full_cp
{
    ignore_bins ign_full_without_wr = binsof(wr_en_cp) intersect {0} && binsof(full_cp) intersect{1};
    ignore_bins ign_full_with_wr_rd = binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect{1};
}
wr_rd_empty:cross wr_en_cp,rd_en_cp,empty_cp
{
    ignore_bins ign_empty_without_rd = binsof(rd_en_cp) intersect {0} && binsof(empty_cp) intersect{1};
    ignore_bins ign_empty_with_wr_rd = binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(empty_cp) intersect{1};
}

wr_rd_almostfull:cross wr_en_cp,rd_en_cp,almostfull_cp;
wr_rd_almostempty:cross wr_en_cp,rd_en_cp,almostempty_cp;

endgroup

function new();
cg= new();
endfunction

function void sample_data(FIFO_transaction F_txn);
F_cvg_txn = F_txn;
cg.sample();
endfunction

function void stop();
cg.stop();
endfunction

endclass

```


4. Create a package in a new file named FIFO_scoreboard

a. Import the FIFO_transaction package.

b. Add variables for the data_out_ref, full_ref, etc. to be used in the reference_model function

c. Create a function named check_data that takes one input which of type FIFO_transaction

1. Inside this function, call another function named reference_model that you will create and pass to it the same object that you have received

2. Reference_model function will check the input values from the input object and assign values to the class properties data_out_ref, full_ref, etc.

3. After the reference_model function returns, you will compare the reference outputs calculated with the outputs of the object received. Increment the error_count or correct_count. Also, display a message if error occurs.

```

1  package FIFO_scoreboard_pkg;
2  import shared_pkg::*;
3  import FIFO_transaction_pkg::*;
4  class FIFO_scoreboard;
5      localparam FIFO_WIDTH = 16;
6      localparam FIFO_DEPTH = 8;
7      localparam max_fifo_addr = $clog2(FIFO_DEPTH);
8
9
10     logic [FIFO_WIDTH-1:0] data_out_ref;
11     logic wr_ack_ref, overflow_ref;
12     logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
13
14     logic [max_fifo_addr-1:0] wr_ptr_ref;
15     logic [max_fifo_addr-1:0] rd_ptr_ref;
16     logic [max_fifo_addr:0] count_ref;
17
18
19     logic [FIFO_WIDTH-1 : 0] mem_ref [FIFO_DEPTH];
20
21
22     function new();
23     count_ref=0;
24
25
26     endfunction
27
28     function void reference_model(FIFO_transaction trans);
29
30     if (!trans.rst_n) begin
31         wr_ptr_ref = 0;
32         wr_ack_ref=0;
33         overflow_ref=0;//fault was detected here
34         data_out_ref= 0;//fault was detected here
35
36     end
37     else if (trans.wr_en && count_ref < 8) begin
38         mem_ref[wr_ptr_ref] = trans.data_in;
39         wr_ack_ref = 1;
40         wr_ptr_ref = wr_ptr_ref + 1;
41         overflow_ref = 0;//fault was detected here
42     end
43     else begin

```

```

43 v   else begin
44       |   wr_ack_ref = 0;
45 v       |   if (full_ref & trans.wr_en)
46       |       |   overflow_ref = 1;
47 v       |   else
48       |       |   overflow_ref = 0;
49   end
50
51
52 v   if (!trans.rst_n) begin
53       |   rd_ptr_ref = 0;
54       |   data_out_ref= 0;//fault was detected here
55       |   underflow_ref=0;//fault was detected here
56   end
57 v   else if (trans.rd_en && count_ref != 0) begin
58       |   data_out_ref = mem_ref[rd_ptr_ref];
59       |   rd_ptr_ref = rd_ptr_ref + 1;
60       |   underflow_ref=0;//fault was detected here
61   end
62   else begin
63 v   |   if(empty_ref&&trans.rd_en)
64   |       |   underflow_ref=1;
65 v   |   else
66   |       |   underflow_ref=0;
67   end
68
69
70 v   if (!trans.rst_n) begin
71       |   count_ref = 0;
72       |   data_out_ref= 0;//fault was detected here
73   end
74 v   else begin
75 v       |   if ( ({trans.wr_en, trans.rd_en} == 2'b10) && !full_ref) // if wren=1 and count_ref != 8
76       |       |   count_ref = count_ref + 1;
77 v       |   else if ( ({trans.wr_en, trans.rd_en} == 2'b01) && !empty_ref)// if rden=1 and count_ref != 0
78       |       |   count_ref = count_ref - 1;
79       |       |   else if ({trans.wr_en,trans.rd_en}==2'b11) begin//fault was detected here
80       |       |       |   if(full_ref)

```

```

        count_ref = count_ref - 1;
    else if ({trans.wr_en,trans.rd_en}==2'b11) begin//fault was detected here
        if(full_ref)
            count_ref = count_ref-1;
        else if (empty_ref)
            count_ref = count_ref+1;
        end
    end

    full_ref = (count_ref == FIFO_DEPTH)? 1 : 0;
    empty_ref = (count_ref == 0)? 1 : 0;
    almostfull_ref = (count_ref == FIFO_DEPTH-1)? 1 : 0; //fault was detected here
    almostempty_ref = (count_ref == 1)? 1 : 0;

    //assign underflow_ref = (empty_ref && rd_en)? 1 : 0; //fault was detected here

endfunction

function void check_data(FIFO_transaction trans);

    reference_model(trans);

    assert(trans.data_out === data_out_ref && trans.wr_ack === wr_ack_ref && trans.overflow === overflow_ref && trans.full_ref === full_ref && trans.almostempty_ref === almostempty_ref && underflow_ref === trans.underflow)
    begin
        connect_count++;
    end
    else
        begin
            $error("test failed!");
            error_count++;
        end
    end

endfunction

```

```

0    end
1
2
3
4    endfunction
5
6
7
8    endclass
9
10
11
12    endpackage
13

```

5. Open the design file and add assertions to the FIFO inside the design file

```
108 //reg: almostempty: (count == 1) < 1'b1;
109 `ifdef sva
110 always_comb begin
111   if(!rst_n)
112     begin
113       a_reset: assert final(count==0&&!wr_ack&&!overflow&&!underflow);
114     end
115     a_full: assert final(full == ( (count == FIFO_DEPTH)? 1'b1 : 1'b0 ));
116     a_empty: assert final(empty == ( (count == 1'b0)? 1'b1 : 1'b0 ));
117     a_almostfull: assert final (almostfull == ((count == FIFO_DEPTH-1'b1)? 1'b1 : 1'b0)); //fault was detected here
118     a_almostempty: assert final (almostempty == ((count == 1'b1)? 1'b1 : 1'b0 ));
119   end
120   a_wr_ack: assert property (@(posedge clk) disable iff(!rst_n) (wr_en && (count < FIFO_DEPTH)) |>= wr_ack );
121   c_wr_ack: cover property (@(posedge clk) disable iff(!rst_n) (wr_en && (count < FIFO_DEPTH)) |>= wr_ack );
122
123   a_overflow: assert property (@(posedge clk) disable iff(!rst_n) (wr_en && full) |>= overflow );
124   c_overflow: cover property (@(posedge clk) disable iff(!rst_n) (wr_en && full) |>= overflow );
125
126   a_underflow: assert property (@(posedge clk) disable iff(!rst_n) (rd_en && empty) |>= underflow );
127   c_underflow: cover property (@(posedge clk) disable iff(!rst_n) (rd_en && empty) |>= underflow );
128
129   a_wr_ptr: assert property (@(posedge clk) disable iff(!rst_n) (wr_en && count < FIFO_DEPTH) |>= (wr_ptr == $past(wr_ptr)+1'b1));
130   c_wr_ptr: cover property (@(posedge clk) disable iff(!rst_n) (wr_en && count < FIFO_DEPTH) |>= (wr_ptr == $past(wr_ptr)+1'b1));
131
132   a_rd_ptr: assert property (@(posedge clk) disable iff(!rst_n) (rd_en && count != 0) |>= (rd_ptr == $past(rd_ptr) +1'b1 ));
133   c_rd_ptr: cover property (@(posedge clk) disable iff(!rst_n) (rd_en && count != 0) |>= (rd_ptr == $past(rd_ptr) +1'b1 ));
134
135   a_count_up: assert property (@(posedge clk) disable iff(!rst_n) (((wr_en, rd_en) == 2'b10) && !full) |>= (((wr_en, rd_en) == 2'b11) && (empty))) |>= (count == $past(count) +1'b1));
136   c_count_up: cover property (@(posedge clk) disable iff(!rst_n) (((wr_en, rd_en) == 2'b10) && !full) |>= (((wr_en, rd_en) == 2'b11) && (empty))) |>= (count == $past(count) +1'b1));
137
138   a_count_down: assert property (@(posedge clk) disable iff(!rst_n) (((wr_en, rd_en) == 2'b01) && !empty) |>= (((wr_en, rd_en) == 2'b11) && (full))) |>= (count == $past(count) -1'b1));
139   c_count_down: cover property (@(posedge clk) disable iff(!rst_n) (((wr_en, rd_en) == 2'b01) && !empty) |>= (((wr_en, rd_en) == 2'b11) && (full))) |>= (count == $past(count) -1'b1));
140
141 `endif
142
143 endmodule
144 //end of file: fifo.sv
```




RUN.Do

```

1 vlib work
2 vlog +fcover +cover +define+sva +acc -f source.list -covercells
3 vsim -voptargs+=acc -cover work.TOP
4
5 coverage save report.ucdb -onexit -du FIFO
6
7 add wave -noupdate /TOP/IF/FIFO_WIDTH
8 add wave -noupdate /TOP/IF/FIFO_DEPTH
9 add wave -noupdate /TOP/IF/clk
10 add wave -noupdate /TOP/IF/data_in
11 add wave -noupdate /TOP/IF/rst_n
12 add wave -noupdate /TOP/IF/wr_en
13 add wave -noupdate /TOP/IF/rd_en
14 add wave -noupdate /TOP/IF/data_out
15 add wave -noupdate /TOP/moniotr/fifo_scoreboard.data_out_ref
16 add wave -noupdate /TOP/IF/wr_ack
17 add wave -noupdate /TOP/IF/overflow
18 add wave -noupdate /TOP/IF/full
19 add wave -noupdate /TOP/IF/empty
20 add wave -noupdate /TOP/IF/almostfull
21 add wave -noupdate /TOP/IF/underflow
22 add wave -noupdate -color Gold /TOP/DUT/wr_ptr
23 add wave -noupdate -color Gold /TOP/DUT/rd_ptr
24 add wave -noupdate -color Gold /TOP/DUT/count
25 add wave -noupdate -color Salmon /TOP/IF/almostempty
26 add wave -noupdate /TOP/moniotr/fifo_scoreboard
27 add wave -noupdate /TOP/moniotr/fifo_scoreboard.underflow_ref
28 add wave -noupdate /TOP/DUT/mem
29 add wave -noupdate /TOP/moniotr/fifo_transaction
30 add wave -noupdate -expand -group Assertions /TOP/DUT/a_wr_ack
31 add wave -noupdate -expand -group Assertions /TOP/DUT/a_overflow
32 add wave -noupdate -expand -group Assertions /TOP/DUT/a_underflow
33 add wave -noupdate -expand -group Assertions /TOP/DUT/a_wr_ptr
34 add wave -noupdate -expand -group Assertions /TOP/DUT/a_rd_ptr
35 add wave -noupdate -expand -group Assertions /TOP/DUT/a_count_up
36 add wave -noupdate -expand -group Assertions /TOP/DUT/a_count_down
37 add wave -noupdate -expand -group Coverage /TOP/DUT/c_wr_ack
38 add wave -noupdate -expand -group Coverage /TOP/DUT/c_overflow
39 add wave -noupdate -expand -group Coverage /TOP/DUT/c_underflow
40 add wave -noupdate -expand -group Coverage /TOP/DUT/c_wr_ptr
41 add wave -noupdate -expand -group Coverage /TOP/DUT/c_rd_ptr
42 add wave -noupdate -expand -group Coverage /TOP/DUT/c_count_up
43 add wave -noupdate -expand -group Coverage /TOP/DUT/c_count_down
44 add wave -noupdate -expand -group Coverage /TOP/DUT/c_wr_ack
45 add wave -noupdate -expand -group Coverage /TOP/DUT/c_overflow
46 add wave -noupdate -expand -group Coverage /TOP/DUT/c_underflow
47 add wave -noupdate -expand -group Coverage /TOP/DUT/c_wr_ptr
48 add wave -noupdate -expand -group Coverage /TOP/DUT/c_rd_ptr
49 add wave -noupdate -expand -group Coverage /TOP/DUT/c_count_up
50 add wave -noupdate -expand -group Coverage /TOP/DUT/c_count_down
51
52 add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a_reset
53 add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a_full
54 add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a_empty
55 add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a_almostfull
56 add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a_almostempty
57
58 run -all
59
60 coverage exclude -du FIFO -togglenode rst_n
61
62 #vcover report report.ucdb -details -annotate -all -output coverage_report.txt

```

Coverage Reports:



```

Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              29      29      0    100.00%

```

=====Branch Details=====

Branch Coverage for instance /TOP/DUT

```

  Line      Item              Count    Source
  ----      -
  File FIFO.sv
  -----IF Branch-----
  25              50203    Count coming in to IF
  25          1              2
  31          1             15027
  37          1             35174
Branch totals: 3 hits of 3 branches = 100.00%

```

```

  -----IF Branch-----
  39              35174    Count coming in to IF

```

```

140
141
142 v Condition Coverage:
143   Enabled Coverage      Bins    Covered    Misses  Coverage
144   -----
145   Conditions           20      20      0    100.00%
146
147   =====Condition Details=====
148
149 v Condition Coverage for instance /TOP/DUT --
150

```

```

2  /TOP/DUT/c_count_down FIFO verilog_SVA FIFO.sv(119) 10372 covered
3 v Statement Coverage:
4   Enabled Coverage      Bins    Hits    Misses  Coverage
5   -----
6   Statements           33      33      0    100.00%
7
8   =====Statement Details=====
9
10 v Statement Coverage for instance /TOP/DUT --
11
12   Line      Item              Count    Source
13   ----      -
14 v File FIFO.sv
15   24          1             50203

```


Toggle Coverage:

Enabled	Coverage	Bins	Hits	Misses	Coverage
-----		----	----	----	-----
Toggles		104	104	0	100.00%

Toggle Coverage for instance /TOP/DUT --

Node	1H- > 0L	0L- > 1H	"Coverage"

```
Total Node Count      =      52
```

Toggled Node Count = 52

Untoggled Node Count = 0

Toggle Coverage = 100.00% (104 of 104 bins)

```
=====
```

```
=== Instance: /FIFO_coverage_pkg
```

```
=== Design Unit: work.FIFO_coverage_pkg
```

```
=====
```

Covergroup Coverage:					
Covergroups	1	na	na	100.00%	
Coverpoints/Crosses	16	na	na	na	
Covergroup Bins	62	62	0	100.00%	

```
-----
```

Covergroup	Metric	Goal	Bins	Status
------------	--------	------	------	--------

```
-----
```

TYPE /FIFO_coverage_pkg/FIFO_coverage/cg	100.00%	100	-	Covered
covered/total bins:	62	62	-	
missing/total bins:	0	62	-	
% Hit:	100.00%	100	-	
Coverpoint wr_en_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	15116	1	-	Covered
bin auto[1]	35086	1	-	Covered
Coverpoint rd_en_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	35090	1	-	Covered
bin auto[1]	15112	1	-	Covered
Coverpoint wr_ack_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	35175	1	-	Covered
bin auto[1]	15027	1	-	Covered
Coverpoint overflow_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	

Results:

```
# Loading work.FIFO_coverage_pkg(fast)
# Loading work.monitor_sv_unit(fast)
# Loading work.Monitor(fast)
# Loading work.TB(fast)
# correct count: 50202, error count: 0
# ** Note: $stop : TOP.sv(27)
# Time: 502020 ns Iteration: 2 Instance: /TOP
# Break in Module TOP at TOP.sv line 27
VSIM3> coverage report -detail -output cov.txt

VSIM4>
```

