
Waveform:



Testbench Log:

```
# Div3 Clock Matches The Expected Output
# Div4 Clock Matches The Expected Output
# Div5 Clock Matches The Expected Output
# Div6 Clock Matches The Expected Output
# Div2 Clock Matches The Expected Output
# Div3 Clock Matches The Expected Output
# Div4 Clock Matches The Expected Output
# Div5 Clock Matches The Expected Output
# Div6 Clock Matches The Expected Output
# Div2 Clock Matches The Expected Output
 Div3 Clock Matches The Expected Output
# Div4 Clock Matches The Expected Output
 Div5 Clock Matches The Expected Output
 Div6 Clock Matches The Expected Output
# Div2 Clock Matches The Expected Output
 Div3 Clock Matches The Expected Output
# Div4 Clock Matches The Expected Output
# Div5 Clock Matches The Expected Output
# Div6 Clock Matches The Expected Output
# Div2 Clock Matches The Expected Output
# Div3 Clock Matches The Expected Output
 Div4 Clock Matches The Expected Output
# Div5 Clock Matches The Expected Output
 Div6 Clock Matches The Expected Output
 Div2 Clock Matches The Expected Output
# Div3 Clock Matches The Expected Output
 Div4 Clock Matches The Expected Output
# Div5 Clock Matches The Expected Output
# Div6 Clock Matches The Expected Output
# Div2 Clock Matches The Expected Output
# Div3 Clock Matches The Expected Output
# Div4 Clock Matches The Expected Output
 Div5 Clock Matches The Expected Output
 Div6 Clock Matches The Expected Output
# Div2 Clock Matches The Expected Output
 Div3 Clock Matches The Expected Output
# Div4 Clock Matches The Expected Output
# Div5 Clock Matches The Expected Output
# Div6 Clock Matches The Expected Output
 Clock Divider Operate Fine at all Dividing Ratios
# Break in Module ClkDivTB at C:/Users/amrel/Desktop/Diploma/Systems/ClockDivider/ClkDivTB.v line 208
VSIM 91> run -over
# Next activity is in 30 ns.
VSIM 92>
```

Simulating Expected Signals:

```
102
      initial
      begin
          @(posedge i_ref_clk);
          forever begin
              #(hp*2) exp_div2= ~exp_div2;
          //#(hp*2) exp_div2= ~exp_div2; (optional)
         forever begin
              #(hp*2) exp_div3= ~exp_div3;
              \#(hp*2 + hp*2) exp_div3 = \sim exp_div3;
          end
          forever begin
              #(hp*4) exp_div4= ~exp_div4;
           //#(hp*4) exp_div4= ~exp_div4; (optional)
          end
          forever begin
              #(hp*4) exp_div5= ~exp_div5;
              \#(hp*4 + hp*2) exp_div5 = \sim exp_div5;
          end
          forever begin
```

hp: half period = period/2

Test Cases

```
integer test_result=1;
   #(i_rst_n/100) i_rst_n =1;
   i_ref_clk=0;
   i_clk_en=1;
       @(negedge i_ref_clk);
       if(div2 != exp_div2)
       begin
           test_result=0;
           $display("Div2 Failed!");
       if(div3 != exp_div3)
       begin
           test_result=0;
       end
       if(div4 != exp_div4)
       begin
           test_result=0;
           $display("Div4 Failed!");
```