Synchronous FIFO

The top module will generate the clock, pass it to the interface, and the interface will be passed to the DUT, tb, and monitor modules. The tb will reset the DUT and then randomize the inputs. At the end of the test, the tb will assert a signal named test_finished. The signal will be defined as well as the error_count and correct_count in a shared package that you will create named shared_pkg.

```
Covergroup
                                                                                              Aa ab * No
    import shared_pkg::*;
    module TOP;
10 ∨ FIFO DUT(
11
        .data_in(IF.data_in), .wr_en(IF.wr_en), .rd_en(IF.rd_en),
         .clk(IF.clk), .rst_n(IF.rst_n), .full(IF.full),
         .empty(IF.empty), .almostfull(IF.almostfull), .almostempty(IF.almostempty),
         .wr_ack(IF.wr_ack), .overflow(IF.overflow), .underflow(IF.underflow),
         .data_out(IF.data_out)
17
18
    Monitor moniotr(IF.Monitor);
19
    TB tb(IF.TB);
    begin
25
    $display("correct count: %d, error count: %d",correct_count, error_count);
    $stop;
    end
    end
    endmodule
```

The monitor module will do the following:

1. Create objects of 3 different classes (FIFO_transaction, FIFO_scoreboard, FIFO_coverage). These classes will be discussed later in the document

```
//include "FIFO_IF.sv"
import FIFO_coverage_pkg::*;
import FIFO_transaction_pkg::*;
import FIFO_scoreboard_pkg::*;

module Monitor(FIFO_IF.Monitor IF);
FIFO_coverage fifo_coverage;
FIFO_transaction fifo_transaction;
FIFO_scoreboard fifo_scoreboard;

initial
begin
fifo_transaction = new();
fifo_coverage = new();
fifo_scoreboard = new();
```

2. It will have an initial block and inside it a forever loop that waits for negedge clock at the start of the loop and then sample the data of the interface and assign it to the data variables of the object of class FIFO_transaction. And then after that there will be fork join, where 2 processes will run, the first one is calling a method named sample_data of the object of class FIFO_coverage and the second process is calling a method named check_data of the object of class FIFO_scoreboard.

```
13 fifo transaction = new();
14 fifo coverage = new();
15 fifo_scoreboard = new();
    forever begin
      @(posedge IF.clk)
       fifo_transaction.data_in = IF.data_in;
       fifo_transaction.rst_n = IF.rst_n;
       fifo transaction.wr en = IF.wr en;
       fifo_transaction.rd_en = IF.rd_en;
     @(negedge IF.clk);
        fifo_transaction.wr_ack = IF.wr_ack;
        fifo_transaction.overflow = IF.overflow;
       fifo_transaction.underflow = IF.underflow;
       fifo_transaction.data_out = IF.data_out;
       fifo transaction.full = IF.full;
       fifo_transaction.empty = IF.empty;
       fifo_transaction.almostfull = IF.almostfull;
       fifo_transaction.almostempty = IF.almostempty;
       fifo_transaction.underflow = IF.underflow;
    fork
        fifo__coverage.sample_data(fifo_transaction);
        fifo_scoreboard.check_data(fifo_transaction);
    join
```

- 2. Create a package in a new file that will have a class named FIFO_transaction
 - a. Inside of this class add the FIFO inputs and outputs as class variables of the class as well as adding 2 integers (RD_EN_ON_DIST & WR_EN_ON_DIST)
 - b. Add a constructor that takes 2 inputs and override the values of RD_EN_ON_DIST and WR_EN_ON_DIST, let the default of RD_EN_ON_DIST be 30 and WR_EN_ON_DIST be 70
 - c. Add the following 3 constraint blocks
 - 1. Assert reset less often
 - 2. Constraint the write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DIST
 - 3. Constraint the read enable the same as write enable but using RD_EN_ON_DIST

```
package FIFO_transaction_pkg;
                                                                                       Aa ab .* N
   parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;
   int WR_EN_ON_DIST;
    int RD_EN_ON_DIST;
   rand logic [FIFO_WIDTH-1:0] data_in;
   rand logic rst_n;
   rand logic wr_en, rd_en;
   logic [FIFO_WIDTH-1:0] data_out;
   logic wr_ack, overflow;
   logic full, empty, almostfull, almostempty, underflow;
function new(int RD_EN_ON_DIST=30, int WR_EN_ON_DIST=70);
   this.RD_EN_ON_DIST = RD_EN_ON_DIST;
   this.WR_EN_ON_DIST = WR_EN_ON_DIST;
   rst_n dist{1'b1:=98, 1'b0:=2};
   wr_en dist{1'b1:=WR_EN_ON_DIST,1'b0:=100-WR_EN_ON_DIST};
   rd_en dist{1'b1:=RD_EN_ON_DIST,1'b0:=100-RD_EN_ON_DIST};
endpackage
```

- 3. Create a package in a new file that will have a class for functional coverage collection named FIFO_coverage
 - a. Import the previous package (Add the import statement after the package declaration)
 - b. The class will have an object of the class FIFO_transaction named F_cvg_txn.
 - c. Create a covergroup. The coverage needed is cross coverage between 3 signals which are write enable, read enable and each output control signals (outputs except data_out) to make sure that all combinations of write and read enable took place in all state of the FIFO.
 - d. Create a void function inside it named sample_data that takes one input named F_txn. This input is an object of class FIFO_transaction. This function will do the following
 - 1. Assign F_txn to F_cvg_txn
 - 2. Trigger the sampling of the covergroup using the .sample method

```
package FIFO_coverage_pkg;
import FIFO_transaction_pkg::*;
class FIFO_coverage;
FIFO_transaction F_cvg_txn;
option.per_instance = 1;
wr_en_cp: coverpoint F_cvg_txn.wr_en;
rd_en_cp: coverpoint F_cvg_txn.rd_en;
wr_ack_cp: coverpoint F_cvg_txn.wr_ack;
overflow_cp: coverpoint F_cvg_txn.overflow;
underflow_cp: coverpoint F_cvg_txn.underflow;
full_cp: coverpoint F_cvg_txn.full;
empty_cp: coverpoint F_cvg_txn.empty;
almostfull_cp: coverpoint F_cvg_txn.almostfull;
almostempty_cp: coverpoint F_cvg_txn.almostempty;
wr__rd__ack: cross wr_en_cp,rd_en_cp,wr_ack_cp
    ignore\_bins \ ign\_ack\_without\_wr = binsof(wr\_en\_cp) \ intersect \ \{0\} \ \& \ binsof(wr\_ack\_cp) \ intersect \{1\};
wr__rd__overflow:cross wr_en_cp,rd_en_cp,overflow_cp
    ignore_bins ign_overflow_without_wr = binsof(wr_en_cp) intersect {0} && binsof(overflow_cp) intersect{1};
wr__rd__underflow:cross wr_en_cp,rd_en_cp,underflow_cp
    ignore_bins ign_underflow_without_rd = binsof(rd_en_cp) intersect {0} && binsof(underflow_cp) intersect{1
wr__rd__full:cross wr_en_cp,rd_en_cp,full_cp
```

```
wr_rd_full:cross wr_en_cp,rd_en_cp,full_cp
{
    ignore_bins ign_full_without_wr = binsof(wr_en_cp) intersect {0} && binsof(full_cp) intersect{1};
    ignore_bins ign_full_with_wr_rd = binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(full_cp)
}

wr_rd_empty:cross wr_en_cp,rd_en_cp,empty_cp
{
    ignore_bins ign_empty_without_rd = binsof(rd_en_cp) intersect {0} && binsof(empty_cp) intersect{1};
    ignore_bins ign_empty_with_wr_rd = binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(rd_en_cp
```

- 4. Create a package in a new file named FIFO_scoreboard
 - a. Import the FIFO_transaction package.
 - b. Add variables for the data_out_ref, full_ref, etc. to be used in the reference_model function
 - c. Create a function named check_data that takes one input which of type FIFO transaction
 - 1. Inside this function, call another function named reference_model that you will create and pass to it the same object that you have received
 - 2. Reference_model function will check the input values from the input object and assign values to the class properties data_out_ref, full_ref, etc.
 - 3. After the reference_model function returns, you will compare the reference outputs calculated with the outputs of the object received. Increment the error_count or correct_count. Also, display a message if error occurs.

```
package FIFO_scoreboard_pkg;
    import shared_pkg::*;
   import FIFO_transaction_pkg::*;
4 ∨ class FIFO_scoreboard;
        localparam FIFO_WIDTH = 16;
        localparam FIFO_DEPTH = 8;
       localparam max_fifo_addr = $clog2(FIFO_DEPTH);
        logic [FIFO_WIDTH-1:0] data_out_ref;
        logic wr_ack_ref, overflow_ref;
        logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
        logic [max_fifo_addr-1:0] wr_ptr_ref;
        logic [max_fifo_addr-1:0] rd_ptr_ref;
        logic [max_fifo_addr:0] count_ref;
        logic [FIFO_WIDTH-1 : 0] mem_ref [FIFO_DEPTH];
    function new();
    count_ref=0;
28 v function void reference_model(FIFO_transaction trans);
        if (!trans.rst_n) begin
           wr_ptr_ref = 0;
            wr_ack_ref=0;
            overflow_ref=0;//fault was dectected here
            data_out_ref= 0;//fault was dectected here
        else if (trans.wr_en && count_ref < 8) begin
            mem_ref[wr_ptr_ref] = trans.data_in;
            wr_ack_ref = 1;
            wr_ptr_ref = wr_ptr_ref + 1;
            overflow_ref = 0;//fault was dectected here
       else begin
```

```
else begin
   wr_ack_ref = 0;
    if (full_ref & trans.wr_en)
       overflow ref = 1;
       overflow_ref = 0;
if (!trans.rst_n) begin
   rd_ptr_ref = 0;
    data_out_ref= 0;//fault was dectected here
   underflow_ref=0;//fault was dectected here
end
else if (trans.rd_en && count_ref != 0) begin
   data_out_ref = mem_ref[rd_ptr_ref];
   rd_ptr_ref = rd_ptr_ref + 1;
   underflow_ref=0;//fault was dectected here
else begin
if(empty_ref&&trans.rd_en)
   underflow_ref=1;
   underflow_ref=0;
if (!trans.rst_n) begin
   count_ref = 0;
   data_out_ref= 0;//fault was dectected here
else begin
   if ( ({trans.wr_en, trans.rd_en} == 2'b10) && !full_ref) // if wren=1 and count_ref != 8
        count_ref = count_ref + 1;
    else if ( ({trans.wr_en, trans.rd_en} == 2'b01) && !empty_ref)// if rden=1 and count_ref != 0
        count_ref = count_ref - 1;
        else if ({trans.wr_en,trans.rd_en}==2'b11) begin//fault was dectected here
```

```
else if ({trans.wr_en,trans.rd_en}==2'b11) begin//fault was dectected here
            if(full_ref)
            count_ref = count_ref-1;
            else if (empty_ref)
            count_ref = count_ref+1;
 full_ref = (count_ref == FIFO_DEPTH)? 1 : 0;
 empty_ref = (count_ref == 0)? 1 : 0;
 almostfull_ref = (count_ref == FIFO_DEPTH-1)? 1 : 0; //fault was dectected here
 almostempty_ref = (count_ref == 1)? 1 : 0;
function void check_data(FIFO_transaction trans);
reference_model(trans);
assert(trans.data_out === data_out_ref && trans.wr_ack === wr_ack_ref && trans.overflow === overflow_ref && trans.fi
&& trans.almostempty === almostempty_ref && underflow_ref === trans.underflow)
begin
   correct_count++;
begin
$error("test failed!");
    error_count++;
end
```

```
endfunction

endclass

endpackage

endpackage
```


5. Open the design file and add assertions to the FIFO inside the design file


```
**Side fave a laway_comb begin  
**Idef fave  
**side fave
```

RUN.Do

```
vlib work
    vlog +fcover +cover +define+sva +acc -f source.list -covercells
    vsim -voptargs=+acc -cover work.TOP
5
    coverage save report.ucdb -onexit -du FIFO
    add wave -noupdate /TOP/IF/FIFO WIDTH
8
    add wave -noupdate /TOP/IF/FIFO_DEPTH
    add wave -noupdate /TOP/IF/clk
    add wave -noupdate /TOP/IF/data in
    add wave -noupdate /TOP/IF/rst n
    add wave -noupdate /TOP/IF/wr en
    add wave -noupdate /TOP/IF/rd_en
     add wave -noupdate /TOP/IF/data out
    add wave -noupdate /TOP/moniotr/fifo scoreboard.data out ref
    add wave -noupdate /TOP/IF/wr ack
    add wave -noupdate /TOP/IF/overflow
    add wave -noupdate /TOP/IF/full
18
19
    add wave -noupdate /TOP/IF/empty
20
    add wave -noupdate /TOP/IF/almostfull
    add wave -noupdate /TOP/IF/underflow
    add wave -noupdate -color Gold /TOP/DUT/wr ptr
    add wave -noupdate -color Gold /TOP/DUT/rd ptr
24
    add wave -noupdate -color Gold /TOP/DUT/count
    add wave -noupdate -color Salmon /TOP/IF/almostempty
    add wave -noupdate /TOP/moniotr/fifo scoreboard
    add wave -noupdate /TOP/moniotr/fifo scoreboard.underflow ref
    add wave -noupdate /TOP/DUT/mem
28
    add wave -noupdate /TOP/moniotr/fifo_transaction
29
    add wave -noupdate -expand -group Assertions /TOP/DUT/a_wr_ack
     add wave -noupdate -expand -group Assertions /TOP/DUT/a overflow
    add wave -noupdate -expand -group Assertions /TOP/DUT/a underflow
    add wave -noupdate -expand -group Assertions /TOP/DUT/a wr ptr
34
    add wave -noupdate -expand -group Assertions /TOP/DUT/a rd ptr
    add wave -noupdate -expand -group Assertions /TOP/DUT/a_count_up
36
     add wave -noupdate -expand -group Assertions /TOP/DUT/a_count_down
    add wave -noupdate -expand -group Coverage /TOP/DUT/c wr ack
    add wave -noupdate -expand -group Coverage /TOP/DUT/c overflow
39
    add wave -noupdate -expand -group Coverage /TOP/DUT/c underflow
    add wave -noupdate -expand -group Coverage /TOP/DUT/c_wr_ptr
40
    add wave -noupdate -expand -group Coverage /TOP/DUT/c_rd_ptr
42 add wave -noupdate -expand -group Coverage /TOP/DUT/c_count_up
43 add wave -noupdate -expand -group Coverage /TOP/DUT/c_count_down
  aud wave -noupdate -expand -group coverage /10r/D01/c wr ack
  add wave -noupdate -expand -group Coverage /TOP/DUT/c overflow
  add wave -noupdate -expand -group Coverage /TOP/DUT/c underflow
  add wave -noupdate -expand -group Coverage /TOP/DUT/c wr ptr
  add wave -noupdate -expand -group Coverage /TOP/DUT/c rd ptr
  add wave -noupdate -expand -group Coverage /TOP/DUT/c count up
  add wave -noupdate -expand -group Coverage /TOP/DUT/c count down
  add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a reset
  add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a full
  add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a_empty
   add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a almostfull
  add wave -noupdate -group {Immediate Assertions} /TOP/DUT/a almostempty
   run -all
   coverage exclude -du FIFO -togglenode rst n
   #vcover report report.ucdb -details -annotate -all -output coverage report.txt
```

Coverage Reports:





Branch Coverage: Enabled Cover	age	Bins	Hits	Misses	Coverage	
Branches		29	29	0	100.00%	
	======B	ranch Deta	ils=====	======		
Branch Coverage for instance /TOP/DUT						
Line	Item		Count	Source		
File FIFO.sv						
		IF Bran	ch			
25			50203	Count	oming in to IF	
25	1		2			
31	1		15027			
37	1		35 174			
Branch totals: 3 hits of 3 branches = 100.00%						
		IF Bran	ch			
39			3517/	Count 4	coming in to IF	

 3 v	/TOF/DOT/C_COUNC_down		LTLO A	el.TTOB 249	4 LILO.PA(TID)	10372 COVERED
.5 Y	Statement Coverage:			400		
-4	Enabled Coverage	Bins	Hits	Misses	Coverage	
.5						
.6	Statements	33	33	0	100.00%	
.7						
-8	=======================================	======Statement	Details	=======		=====
.9						
20 🗸	Statement Coverage for	instance /TOP/DUT				
21						
22	Line Item		Count	Sounce		
23						
24 🗸	File FIFO.sv					
25	24 1		50203			

	_	20020					
Toggle Coverage: Enabled Coverage	Bins 	Hits Mis	ses Coverage				
Toggles	104	104	0 100.00%				
:	======Toggle De	tails======					
Toggle Coverage for instance /TOP/DUT							
		Node	1H->0L 0L->1H	"Coverage"			
Total Node Count	= 52						
. Toggled Node Count	= 52						
Untoggled Node Count	= 0						
Toggle Coverage	= 100.00% (104 o	f 104 bins)					

```
=== Instance: /FIFO_coverage_pkg
=== Design Unit: work.FIFO coverage pkg
______
Covergroup Coverage:
                              1 na na 100.00%
16 na na na
   Covergroups
      Coverpoints/Crosses
                                                0 100.00%
      Covergroup Bins
                                                Metric Goal Bins Status
Covergroup
TYPE /FIFO_coverage_pkg/FIFO_coverage/cg
                                               100.00% 100
                                                                            Covered
   covered/total bins:
   missing/total bins:
   % Hit:
                                               100.00%
                                               100.00%
   Coverpoint wr en cp
                                                                            Covered
      covered/total bins:
      missing/total bins:
      % Hit:
                                               100.00%
      bin auto[0]
                                                                            Covered
      bin auto[1]
                                                35086
                                                                            Covered
   Coverpoint rd_en_cp
                                               100.00%
                                                                            Covered
      covered/total bins:
      missing/total bins:
      % Hit:
                                               100.00%
      bin auto[0]
                                                 35090
                                                                            Covered
      bin auto[1]
                                                                            Covered
   Coverpoint wr_ack_cp
                                               100.00%
                                                                            Covered
      covered/total bins:
      missing/total bins:
      % Hit:
                                               100.00%
      bin auto[0]
                                                 35 175
                                                                            Covered
                                                 15027
                                                                            Covered
   Coverpoint overflow_cp
                                               100.00%
                                                                            Covered
      covered/total bins:
```

Results:

```
# Loading work.FIFO_coverage_pkg(fast)
# Loading work.monitor_sv_unit(fast)
# Loading work.Monitor(fast)
# Loading work.TB(fast)
# correct count: 50202, error count: 0
# ** Note: $stop : TOP.sv(27)
# Time: 502020 ns Iteration: 2 Instance: /TOP
# Break in Module TOP at TOP.sv line 27
VSIM 3> coverage report -detail -output cov.txt
```

