





```

APB_ALU.sv MASTER_BRIDGE.sv TL_RX_DECODER.sv TL_RX_TB.sv X PNPC_BUFF.sv DUO_BUFFER.sv TL_TX_TB.sv TL_TX.sv
Test1 > TL_RX_TB.sv
357
358 initial begin
359     rst <= 0;
360     //RD_EN <= 0;
361     //(1) ##### NON-POSTED 2-BYTES 32-BIT IO READ TLP #####
362     @(posedge clk)
363     rst <= 1;
364     //(2) ##### POSTED MEMORY 2-BYTES 32-BIT MEMORY WRITE TLP #####
365     @(posedge clk)
366     tlp_mem_io_msg_cpl_conf <= 0; //0: memory, 1: io, 2: completion
367     tlp_address_32_64 <= 0; //0: 32-bit, 1: 64-bit
368     tlp_read_write <= 1; //0: read, 1: write
369
370     //Number Of Written Bytes
371     byte_count <= 2;
372
373     //Destination
374     lower_addr <= 32'h0000_0000;
375     upper_addr <= 32'h0000_0000;
376
377     dest_bdf_id <= 16'h0000;
378     config_dw_number <= 10'd0;
379
380     data <= 32'h0100_0503;
381
382     valid <= 1; //Initiate Transaction Generation FSM
383
384     @(posedge clk) //Store All These Signals In Their Registers.
385
386     // #### 3 DW Header, 1 DW Data ####
387     @(posedge clk) // IDLE => H0
388     valid <= 0;
389     repeat(5) // H0 => H1_REQ => H_ADDR32 => DATA => FINISH => IDLE
390     begin
391         @(posedge clk);
392     end

```





