

4 bit full adder

Team Members:

Bola Joseph Rateb

Amr Walid Elkamash

Table of contents

1. Introduction

2. 4-Bit Full Adder Design

I. Carry ripple

II. Carry look ahead

3. Conclusion



Introduction


- **A 4-bit full adder is a fundamental digital circuit that performs the addition of two 4-bit binary numbers and produces a sum along with a carry-out.**
- **It forms the building block for more complex arithmetic units in digital systems.**

Introduction


- **Two common methods for designing a 4-bit full adder are the carry ripple adder and the carry look-ahead adder.**
- **These methods differ in their approach to generating the carry signals, impacting the overall speed and efficiency of the addition process.**

Introduction

4 bit full adder



Carry Ripple Adder



Carry Look-Ahead Adder

Introduction

1. Carry Ripple Adder:

- **The carry ripple adder is a straightforward approach to designing a full adder.**
- **It relies on a cascaded arrangement of full adder cells, where the carry-out of one stage serves as the carry-in for the next stage.**

Introduction

1. Carry Ripple Adder:

- **While conceptually simple, the carry ripple adder's drawback is that the addition process is sequential, leading to a linear increase in propagation delay with the number of bits.**
- **As a result, this method may not be optimal for high-speed applications where quick computation is essential.**

Introduction

2. Carry Look-Ahead Adder:

- In contrast, the carry look-ahead adder is designed to overcome the sequential nature of the carry ripple adder, providing a more efficient solution for parallel addition.**
- This method utilizes additional logic to compute the carry-out signals for all stages simultaneously, eliminating the need for a ripple carry.**

Introduction

2. Carry Look-Ahead Adder:

By doing so, the carry look-ahead adder reduces the propagation delay associated with the carry generation, making it more suitable for applications requiring high-speed arithmetic operations.

Table of contents

1. Introduction


2. 4-Bit Full Adder Design

I. Carry ripple



II. Carry look ahead

3. Conclusion

4. Questions




4-Bit Full Adder Design Net List




4 bit full adder Carry ripple Net List

4-Bit Full Adder Design Schematic




1 bit full adder Carry ripple schematic

4-Bit Full Adder Design Schematic




1 bit full adder Carry ripple
symbol

4-Bit Full Adder Design Schematic




4 bit full adder Carry ripple
schematic

4-Bit Full Adder Design Schematic




4 bit full adder Carry ripple
symbol

4-Bit Full Adder Design Schematic



4 bit full adder Carry ripple test bench

4-Bit Full Adder Design wave




4 bit full adder Carry ripple test bench wave

4-Bit Full Adder Design Layout



1 bit full adder Carry ripple layout

4-Bit Full Adder Design Layout



4 bit full adder Carry ripple layout

4-Bit Full Adder Design Layout

The screenshot displays a digital design tool interface for a 4-bit full adder. The main workspace shows a schematic diagram of the circuit, which includes a 4-bit full adder block and associated logic components like inverters and NAND gates. The circuit is connected to a 4-bit bus.

Libraries Panel:

- analogLib
- Devices
- Generic_250nm_AnalogLib
- Generic_250nm_Devices
- Generic_250nm_IO_Pads
- Generic_250nm_LogicsGates
- GROUP_1_PROJECT**
- Misc
- SPICE_Commands
- SPICE_Measure
- SPICE_Plot
- SPICE_Sources

Filter: 30 of 434 cells

Cell	View	Library	Locked
FourBitFA	mycv_... GROUP...		
FourBitFA	schem... GROUP...		
FourBitFA	symbol GROUP...		
FourBitFA_look_ahe...	schem... GROUP...		
FourBitFA_look_ahe...	symbol GROUP...		
FourBitFA_look_a...	schem... GROUP...		
INVERTER	schem... GROUP...		
INVERTER	symbol GROUP...		
NAND	schem... GROUP...		
NAND	symbol GROUP...		
NAND3	schem... GROUP...		
NAND3	symbol GROUP...		
NAND4	schem... GROUP...		
NAND4	symbol GROUP...		

Properties Panel:


Schematic of FourBitFA

User	
isCalbreview	true
System	
Author	
Cell	FourBitFA
Date	Sat Dec 2 21:54:35 2023
Info	
Library	GROUP_1_PROJECT
Name	mycv_rcc_typical
Organization	
RevisionCount	2
Type	schematic
Version	
Page	Page0

Name: Name of this view.

4 bit full adder Carry ripple parasitic capacitance

4-Bit Full Adder Design Area



1 bit full adder Carry ripple
layout area

4-Bit Full Adder Design Area

The screenshot displays a digital design tool interface. The main workspace shows a 4-bit full adder layout with four instances of a 'FourBitFA' cell, each labeled 'FourBitFA 1' through 'FourBitFA 4'. An 'Area Calculator' dialog box is open, displaying the following information:


Area = 354,407 Microns²
MBB = 54.41 Microns x 243.51 Microns
Density = 2.6749%
Instances have been ignored.

The bottom of the interface includes a 'Command Line' window showing the following text:

```
Processing netlist...  
0 instances added (and 4 found)  
0 ports added (and 16 found)  
SDL profile: 0.10 total (0.00 parse + -0.00 T-Cell + 0.01 GUI)  
librarnavigator open_cell GROUP__1_PROJECT GROUP__1_PROJECT INVERTER layout  
librarnavigator open_cell GROUP__1_PROJECT GROUP__1_PROJECT NAND layout  
librarnavigator open_cell GROUP__1_PROJECT GROUP__1_PROJECT NOR layout  
librarnavigator open_cell GROUP__1_PROJECT GROUP__1_PROJECT OneBitFA layout  
librarnavigator open_cell GROUP__1_PROJECT GROUP__1_PROJECT XOR layout  
librarnavigator open_cell GROUP__1_PROJECT GROUP__1_PROJECT FourBitFA layout
```

4 bit full adder Carry ripple layout
area

4-Bit Full Adder Design Delay



4 bit full adder Carry ripple delay

4-Bit Full Adder Design Power

The screenshot displays the T-Spice 2022.2 simulation environment. The main window shows the 'Simulation Status' dialog, which reports that the simulation for 'TestView.sp' has completed successfully. The input file is 'TestView.sp' and the progress is 'Simulation completed'.

Below the status dialog, the 'Power Results' section provides detailed power consumption data for the circuit. The power is measured for the VV1 source from time 0 to 1e-06 seconds. The average power consumed is 2.500000e-11 watts, with a maximum power of 2.500000e-11 at time 0 and a minimum power of 2.500000e-11 at time 0.

The 'Parsing' section shows the time taken for various simulation steps: Parsing (0.31 seconds), Setup (0.31 seconds), and DC operating point (0.07 seconds).

At the bottom, a table lists the simulation results for multiple instances of the circuit, showing the input file, start time/date, and elapsed time.

Status	Input file	Start Time/Date	Elapsed Time
finished	/home/.../FourBitFA_look_ahead_test.sp	22:31:44 December 16,...	00:00:05
finished	/home/.../FourBitFA_look_ahead_test.sp	22:32:05 December 16,...	00:00:06
finished	/home/.../FourBitFA_look_ahead_test.sp	22:32:33 December 16,...	00:00:05
finished	/home/.../users/vlsi/Temp/TestView/TestView.sp	22:44:32 December 16,...	00:00:16
finished	/home/.../users/vlsi/Temp/TestView/TestView.sp	22:46:28 December 16,...	00:00:10

4 bit full adder Carry ripple power

Table of contents


1. Introduction

2. 4-Bit Full Adder Design


I. Carry ripple

II. Carry look ahead

3. Conclusion



4-Bit Full Adder Design Equations



$$G_i = A_i \text{ AND } B_i$$

$$P_i = A_i \text{ XOR } B_i$$


$$C_1 = G_0 + (P_0 * C_{in})$$

$$C_2 = G_1 + (P_1 * G_0) + (P_1 * P_0 * C_{in})$$

$$C_3 = G_2 + (P_2 * G_1) + (P_2 * P_1 * G_0) + (P_2 * P_1 * P_0 * C_{in})$$


$$C_4 = G_3 + (P_3 * G_2) + (P_3 * P_2 * G_1) + (P_3 * P_2 * P_1 * G_0) + (P_3 * P_2 * P_1 * P_0 * C_{in})$$

4-Bit Full Adder Design Net List




4 bit full adder Carry look ahead Net List

4-Bit Full Adder Design Net List




4 bit full adder Carry look ahead Net List
main

4-Bit Full Adder Design Schematic




4 bit full adder Carry look ahead
schematic

4-Bit Full Adder Design Schematic




4 bit full adder Carry look ahead test bench

Carry Lookahead Testbench




4-Bit Full Adder Design wave




4 bit full adder Carry look ahead test
bench wave


Add One-Bit Full Adders To Make 4-Bit Full Adder




Add One-Bit Full Adders To Make 4-Bit



4-Bit Full Adder Simulation Results




4-Bit Full Adder Design Delay



4 bit full adder Carry look ahead
delay

4-Bit Full Adder Design Power



4 bit full adder Carry look ahead test
bench wave

Table of contents

1. Introduction

2. 4-Bit Full Adder Design

I. Carry ripple

II. Carry look ahead

3. Conclusion



Conclusion

In this exploration of the 4-bit full adder utilizing the Carry Ripple and Carry Look-Ahead methods, we have delved into the intricacies of two distinct approaches to achieving binary addition. Each method carries its own set of advantages and trade-offs, contributing to the rich tapestry of digital circuit design.

Conclusion

Carry Ripple Adder:

The Carry Ripple Adder, with its sequential ripple propagation, embodies simplicity in its design. It offers a clear and intuitive implementation of a full adder, making it accessible and easy to comprehend.

Conclusion

Carry Ripple Adder:

While its straightforward nature facilitates ease of construction, it comes at the cost of increased propagation delay, limiting its suitability for applications that demand high-speed arithmetic computations.

Conclusion

Carry Look-Ahead Adder:

Contrastingly, the Carry Look-Ahead Adder presents a more sophisticated solution to the challenge of carry generation. By computing carry-out signals in parallel, this method significantly reduces propagation delay, making it a compelling choice for applications requiring swift and efficient arithmetic operations. However, the enhanced speed comes with increased complexity in logic design, demanding careful consideration of trade-offs.

Conclusion

Carry Look-Ahead Adder:

Contrastingly, the Carry Look-Ahead Adder presents a more sophisticated solution to the challenge of carry generation. By computing carry-out signals in parallel.

Conclusion

Carry Look-Ahead Adder:

This method significantly reduces propagation delay, making it a compelling choice for applications requiring swift and efficient arithmetic operations. However, the enhanced speed comes with increased complexity in logic design, demanding careful consideration of trade-offs.

