





Outline



- ♦ What is EDA?
- **♦VLSI** Design Flow
- **◆** Design Styles
- **♦VLSI** Design Cycle
 - **≻**Logic Synthesis
 - ➤ Physical Design
- **♦**Lithography
- **♦**Algorithms
 - **➤**Complexity Analysis
 - ▶ P, NP, NP-Complete, and NP-Hard
- **◆IDEA Project**



Lecture01


Slide 3



What is EDA?



- ◆ Electronic design automation (EDA)
 - ▶電子設計自動化
- ◆VLSI computer-aided design (VLSI-CAD)
 - ▶積體電路電腦輔助設計



2021/3/2

Andy Yu-Guang Chen



What is EDA?





- ◆A category of *software tools* for designing electronic systems such as integrated circuits and printed circuit boards.
- ◆The tools work together in a design flow that chip designers use to design and analyze entire semiconductor chips.
- Since a modern semiconductor chip can have billions of components, EDA tools are essential for their design




2021/3/2

Andy Yu-Guang Chen









Traditional VLSI Design Cycles

Micron tehcnology => 1um, 2um, 3um, etc

Nanotechnoogy => 90nm, 65nm etc

Deep sub-micro technology => 0.18um, 0.13um

Sub-micron techology => 0.8um, 0.6um, 0.35um 0.25um etc





- 1. System specification
- 2. Functional design
- 3. Logic synthesis
- 4. Circuit design
- 5. Physical design
- 6. Fabrication
- 7. Packaging
- Other tasks involved: verification, testing, etc.
- Design metrics: area, speed, power dissipation, noise, design time, testability, etc.
- Design revolution: interconnect (not gate) delay dominates circuit performance in deep submicron era.
 - Interconnects are determined in physical design.
 - Shall consider interconnections in early design stages.





2021/3/2


Andy Yu-Guang Chen































Design Actions



- ◆ Synthesis: increasing information about the design by providing more detail (e.g., logic synthesis, physical synthesis).
- ◆ Analysis: collecting information on the quality of the design (e.g., timing analysis).
- ◆ Verification: checking whether a synthesis step has left the specification intact (e.g., layout verification).
- ◆Testing: checking whether a fabricated chip has left all functions intact



2021/3/2

Andy Yu-Guang Chen

21



Design Actions





- Optimization: increasing the quality of the design by rearrangements in a given description (e.g., logic optimizer, timing optimizer).
- Design Management: storage of design data, cooperation between tools, design flow, etc. (e.g., database).




2021/3/2


Andy Yu-Guang Chen















Comparisons of Design Styles



	Style				
	full-custom	standard cell	gate array	FPGA	
cell size	variable	fixed height *	fixed	fixed	
cell type	variable	variable	fixed	programmable	
cell placement	variable	in row	fixed	fixed	
interconnections	variable	variable	variable	programmable	
design cost	high	medium	medium	low	

^{*} uneven height cells may be used



ecture01

Slide 29




Comparisons of Design Styles





	style				
	full-custom	standard cell	gate array	FPGA	
Area	compact	compact to moderate	moderate	large	
Performance	high	high to moderate	moderate	low	
Fabrication layers	all	all	routing layers	none	




Lecture01











Why Logic Level?



- Logic-level synthesis is the core of today's CAD flows for IC and system design
 - course covers many algorithms that are used in a broad range of CAD tools
 - basis for other optimization techniques
 - > basis for functional verification techniques
- Most algorithms are computationally hard
 - covered algorithms and flows are good example for approaching hard algorithmic problems
 - course covers theory as well as implementation details
 - demonstrates an engineering approaches based on theoretical solid but also practical solutions
 - very few research areas can offer this combination




Lecture01

Slide 35



Logic Design/Synthesis





- ◆ Logic synthesis programs transform Boolean expressions into logic gate networks in a particular library.
- ◆ Optimization goals: minimize area, delay, power, etc
- Technology-independent optimization: logic optimization
 - Optimizes Boolean expression equivalent.
- **◆ Technology-dependent** optimization: **technology** mapping/library binding
 - Maps Boolean expressions into a particular cell library.


Introduction



Logic Optimization Examples




- ◆ Two-level: minimize the # of product terms.
 - $F = \bar{x_1}\bar{x_2}\bar{x_3} + \bar{x_1}\bar{x_2}x_3 + x_1\bar{x_2}\bar{x_3} + x_1\bar{x_2}x_3 + x_1x_2\bar{x_3} \Rightarrow F = \bar{x_2} + x_1\bar{x_3}.$
- ◆ Multi-level: minimize the #'s of literals, variables.
 - E.g., equations are optimized using a smaller number of literals.





 Methods/CAD tools: Quine-McCluskey method (exponential-time exact algorithm), Espresso (heuristics for two-level logic), MIS (heuristics for multi-level logic), Synopsys, etc.



Introduction









Objective Function for Synthesis



- ◆ Minimize area
 - in terms of literal count, cell count, register count, etc.
- ◆ Minimize power
 - in terms of switching activity in individual gates, blocks, etc.
- ◆ Maximize performance
 - ➤ in terms of maximal clock frequency of synchronous systems, throughput for asynchronous systems
- Any combination of the above
 - combined with different weights
 - > formulated as a constraint problem
 - Ex: minimize area for a clock speed > 300MHz



Lecture01

Slide 41





Constraints on Synthesis





- **♦**Given implementation style:
 - > two-level implementation (PLA)
 - > multi-level logic
 - **▶** FPGAs
- ◆ Given performance requirements
 - > minimal clock speed requirement
- ◆Given cell library
 - > set of cells in standard cell library
 - ➤ fan-out constraints (maximum number of gates connected to another gate)

























Design Closure



- ◆ A part of the development workflow by which an integrated circuit design is modified from its initial description to meet a growing list of design constraints and objectives
- ◆Looks at the overall design closure process, which takes a chip from its initial design state to the final form in which all of its design constraints are met.



Lecture01

Slide 51



Focus of this Course (2)



- ◆Many existing solutions are still very suboptimal
 Ex: placement
- ◆Interconnect dominates
 - No physical layout, no accurate interconnect
- More new physical and manufacturing effects popup
 - Crosstalk noise, Electromigration, ...
 - Optical Proximity Correction, OPC (manufacturability), etc.
- More vertical integration needed
- Physical design is the KEY linking step between higher level planning/optimization and lower level modeling



Lecture01





Moore's Law




- ◆ Logic capacity doubles per IC at a regular interval.
- ◆ Moore: Logic capacity doubles per IC every two years (1975).
- ◆ D. House: Computer performance doubles every 18 months (1975)
- ◆ Consequences of smaller transistors:
 - > Faster transistor switching
 - ➤ More transistors per chip
- ♦ True for 40+ years!
- ◆ And it will be true in at least another 10 years
 - Need smarter and more powerful CAD tools than ever

Lecture01










Placement Challenge





- ◆ Placement, to large extend, determines the overall interconnect
- ◆ If it sucks, no matter how well you interconnect optimization engine works, the design will suck
- ◆Placement is a very old problem, but got renewed interest
 - ➤ Mixed-size (large macro blocks and small standard cells)
 - ➤ Optimality study shows that placement still a bottleneck
 - Not even to mention performance driven, and coupled with buffering, interconnect optimizations, and so on (all you name)





Lecture01
















Design Issues and Tools



- ◆System-level design
 - Partitioning into hardware and software, co-design, cosimulation, etc.
 - Cost estimation, design-space exploration
- ◆ Algorithmic-level design
 - ➤ Behavioral descriptions (e.g. in Verilog, VHDL)
 - ➤ High-level simulation
- ◆ From algorithms to hardware modules
 - ➤ High-level (or architectural) synthesis
- ◆Logic design:
 - Schematic entry
 - Register-transfer level and logic synthesis
 - ➤ Gate-level simulation (functionality, power, etc)
 - > Timing analysis
 - > Formal verification



Introduction



Design Issues and Tools (Cont'd)



- ◆ Transistor-level design
 - Switch-level simulation
 - Circuit simulation
- Physical (layout) design:
 - Partitioning
 - > Floorplanning and Placement
 - Routing
 - Compaction
 - Layout editing
 - Design-rule checking
 - Layout extraction
- Design management
 - Data bases, frameworks, etc.
- Silicon compilation: from algorithm to mask patterns

➤ The *idea* is approached more and more, but still far away from a single *push-button* operation

Introduction

65



We Need Algorithms



- ◆ To optimize design among different objectives, area, power, performance, and etc.
- ◆Fundamental questions: How to do it smartly?
- ◆ Definition of algorithm in a board sense: A step-by-step procedure for solving a problem. Examples:
 - Cooking a dish
 - Making a phone call
 - > Sorting a hand of cards
- ◆ Definition for computational problem: A well-defined computational procedure that takes some value as input and produces some value as output

Lecture01



Computational Problem



- ◆ A mathematical object representing a collection of questions that computers might be able to solve
 - > decision problem
 - Given a positive integer n, determine if n is prime
 - > search problem
 - Find all even numbers in X=[1,2,3,4,5]
 - counting problem
 - Given a positive integer n, count the number of nontrivial prime factors of n.
 - > optimization problem
 - · Given a graph G, find an independent set of G of maximum size



Lecture01

Slide 67



Computational Problem



- ◆ A mathematical object representing a collection of questions that computers might be able to solve
 - >function problem
 - a single output (of a total function) is expected for every input, but the output is more complex than that of a decision problem
 - travelling salesman: Given a list of cities and the distances between each pair of cities, find the shortest possible route that visits each city exactly once and returns to the origin city.



Lecture01







- ◆ Computational complexity is an abstract measure of the time and space necessary to execute an algorithm as function of its input size
 - The input is the graph G(V,E)
 - input size = |V| and |E|
 - The input is the truth table of an n-variable Boolean function
 - input size = 2ⁿ



Lecture01

Slide 69




Time and Space Complexity



- ◆Time complexity is expressed in elementary computational steps
 - > example: addition (or multiplication, or value assignment etc.) is one step
 - normally, by "most efficient" algorithm we mean the fastest
- Space complexity is expressed in memory locations
 - >e.g. in bits, bytes, words



Lecture0:





- ◆Input: An array of n numbers D[1]...D[n]
- ♦ Output: An array of n numbers E[1]...E[n] such that $E[1] \ge E[2] \ge ... \ge E[n]$
- ◆ Solution I: Insertion sort
- ◆ Solution II: Selection sort



Lecture01

Slide 71

Sorting Arrays with Insertion Sort





- ◆ Sorting is to place the data into some particular order such as ascending or descending.
 - An important problem with many applications in computer science.
- ◆ Insertion sort—a simple, but inefficient, sorting algorithm.
- ◆ The first iteration of this algorithm looks at the second element and, if it's less than the first element, insert the second element in front of the first element.
- ◆ The second iteration looks at the third element and inserts it into the correct position with respect to the first two elements.
 ➤ All three elements are in order.
- ◆ At the *i*th iteration of this algorithm, the first *i* elements in the original array will be sorted.




2021/3/2

Andy Yu-Guang Chen





Sorting Arrays with Insertion Sort // insertion sort // loop over the elements of the array 20 21 for (int next = 1; next < arraySize; next++)</pre> 22 23 insert = data[next]; // store the value in the current element 24 int moveItem = next; // initialize location to place element 25 26 // search for the location in which to put the current element 28 while ((moveItem > 0) && (data[moveItem - 1] > insert)) 29 // shift element one slot to the right 30 31 data[moveItem] = data[moveItem - 1]; 32 moveItem--; } // end while 33 34 35 data[moveItem] = insert; // place inserted element into the array 37 cout << "\nSorted array:\n";</pre> 38 39 Fig. 6.16 | Sorting an array with insertion sort. (Part 2 of 3.) 2021/3/2 Andy Yu-Guang Chen 75










- ◆Easy-to-program, but inefficient, sorting algorithm.
- ◆ The first iteration of the algorithm selects the smallest element in the array and swaps it with the first element.
- ◆ The second iteration selects the smallest element of the remaining elements and swaps it with the second element.
- ◆ The algorithm continues until the last iteration selects the second-largest element and swaps it with the second-to-last index, leaving the largest element in the last index.



2021/3/2

Andy Yu-Guang Chen

77





Sorting Arrays with Selection Sort



```
// Fig. 7.13: fig07_13.cpp
     // Selection sort with pass-by-reference. This program puts values into an
     // array, sorts them into ascending order and prints the resulting array.
    #include <iostream>
     #include <iomanip>
    using namespace std;
     void selectionSort( int * const, const int ); // prototype
   void swap( int * const, int * const ); // prototype
 10
     int main()
 11
 12 {
 13
         const int arraySize = 10;
        int a[ arraySize ] = { 2, 6, 4, 8, 10, 12, 89, 68, 45, 37 };
 14
 15
        cout << "Data items in original order\n";</pre>
 16
 17
        for ( int i = 0; i < arraySize; i++ )</pre>
 18
 19
          cout << setw( 4 ) << a[ i ];</pre>
 20
 21
        selectionSort( a, arraySize ); // sort the array
22
 23
        cout << "\nData items in ascending order\n";</pre>
24
Fig. 7.13 | Selection sort with pass-by-reference. (Part 1 of 3.)
```



2021/3/2 Andy Yu-Guang Chen 79



Sorting Arrays with Selection Sort



```
for ( int j = 0; j < arraySize; j++ )
  cout << setw( 4 ) << a[ j ];</pre>
25
 26
 27
 28
         cout << endl;
 29
     } // end main
 30
 31
     // function to sort an array
 32
      void selectionSort( int * const array, const int size )
 33
 34
         int smallest; // index of smallest element
 35
         // loop over size - 1 elements
 36
         for ( int i = 0; i < size - 1; i++ )
 37
 38
            smallest = i; // first index of remaining array
 39
 40
             // loop to find index of smallest element
 41
 42
            for ( int index = i + 1; index < size; index++ )</pre>
                if ( array[ index ] < array[ smallest ] )</pre>
 45
                   smallest = index;
 46
            swap( &array[ i ], &array[ smallest ] );
 47
 48
     } // end function selectionSort
Fig. 7.13 | Selection sort with pass-by-reference. (Part 2 of 3.)
```

2021/3/2 Andy Yu-Guang Chen

80



Sorting Arrays with Selection Sort



```
// swap values at memory locations to which
 51
    // element1Ptr and element2Ptr point
    void swap( int * const element1Ptr, int * const element2Ptr )
53
        int hold = *element1Ptr;
 55
        *element1Ptr = *element2Ptr;
 57
        *element2Ptr = hold;
 58 } // end function swap
 Data items in original order
       6 4 8 10 12 89 68 45 37
 Data items in ascending order
    2 4 6 8 10 12 37 45 68 89
Fig. 7.13 | Selection sort with pass-by-reference. (Part 3 of 3.)
       2021/3/2
                                 Andy Yu-Guang Chen
```



Analysis of Algorithm



- ◆There can be many different algorithms to solve the same problem
- ◆ Need some way to compare 2 algorithms
- Usually the run time is the criteria used
- ◆ However, difficult to compare since algorithms may be implemented in different machines, use different languages, etc.
- ◆Also, run time is input-dependent. Which input to use?
- Big-O notation is used





Big-O Notation



- ◆Consider run time for the worst input ➤upper bound on run time
- ◆Express run time as a function input size n
- ◆Interested in the run time for large inputs
- ◆Therefore, interested in the growth rate
- ◆Ignore multiplicative constant
- ◆Ignore lower order terms



Lecture01

Slide 85



Big-O Notation



$$f(n) \le K \cdot g(n)$$


◆Examples:

$$2n^2 = O(n^2)$$

 $2n^2 + 3n + I = O(n^2)$
 $n^{1.1} + 100000000000n$ is $O(n^{1.1})$
 $n^{1.1} = O(n^2)$



Lecture0:






Some Algorithm Design Techniques




- **♦**Greedy
- **◆**Divide and Conquer
- **♦** Dynamic Programming
- **♦** Network Flow
- Mathematical Programming (ex: linear programming, integer linear programming, quadratic programming, and etc.)



Lecture01









Problem of Exponential Function

◆ Consider 2ⁿ, value doubled when n is increased by 1.

n	2 ⁿ	1μs x 2 ⁿ
10	10 ³	0.001 s
20	10 ⁶	1 s
30	10 ⁹	16.7 mins
40	10 ¹²	11.6 days
50	10 ¹⁵	31.7 years
60	10 ¹⁸	31710 years

◆If you borrow \$10 from a credit card with APR 18%, after 40 yrs, you will owe \$12700!







Exponential Time Complexity

An algorithm has an exponential time complexity if its execution time is given by the formula

execution time = $k_1 \cdot (k_2)^n$

where n is the size of the input data and k_1 , k_2 are constants







Exponential Time Complexity

- ◆ The execution time grows so fast that even the fastest computers cannot solve problems of practical sizes in a reasonable time
- ◆The problem is called intractable if the best algorithm known to solve this problem requires exponential time
- Many CAD problems are intractable



Lecture01

Slide 03



Solution Type of Algorithms



- ◆ Polynomial time algorithms
- ◆Exponential time algorithms
- ◆Special case algorithms
- Approximation algorithms
- ◆ Heuristic algorithms



Lecture01



Complexity Classes



- ◆Class P contains those problems that can be solved in polynomial time (the number of computation steps necessary can be expressed as a polynomial of the input size n).
- The computer concerned is a deterministic
 Turing machine



Lecture01

Slide 95




Deterministic Turing Machine



- ◆Turing machine is a mathematical model of a universal computer
- ◆ Any computation that needs polynomial time on a Turing machine can also be performed in polynomial time on any other machine
- Deterministic means that each step in a computation is predictable (only one possible solution)



Lecture01



Undecidable Decision Problem 4



- **◆The Halting Problem**
 - The problem of determining, from a description of an arbitrary computer program and an input, whether the program will finish running (i.e., halt) or continue to run forever.

```
num - 10

REPEAT UNTIL (num = 0) {

DISPLAY(num)


num - num - 1


}


That program will halt, since num eventually becomes 0.
```


Source: https://www.khanacademy.org/computing/ap-computer-science-principles/algorithms-101/solving-hard-problems/a/undecidable-problems

Lecture01 Slide 98











Undecidable Decision Problem

What happens if we input Reverser itself into Reverser?





Undecidable Decision Problem



- ◆ For the left figure, HaltChecker just claimed that Reverser never halts, and then it went ahead and halted.
 - > HaltChecker did not give us a correct answer.
- ◆ For the right figure, HaltChecker just claimed that Reverser halts, and yet, it went on forever.
 - ➤ Once again, HaltChecker did not give us a correct answer. I



2021/3/2

Andy Yu-Guang Chen

104




Non-deterministic Turing Machine



- ◆If solution checking for some problem can be done in polynomial time on a deterministic machine, then the problem can be solved in polynomial time on a non-deterministic Turing machine
- non-deterministic 2 stages:
 - > make a guess what the solution is
 - > check whether the guess is correct



Lecture01





NP-complete Problems



◆A question which is still not answered:

$$P \subset NP$$
 or $P \neq NP$

- ◆There is a strong belief that $P \neq NP$, due to the existence of NP-complete problems (NPC)
 - ➤ All NPC problems have the same degree of difficulty: if one of them could be solved in polynomial time, all of them would have a polynomial time solution.



Lecture01

Slide 107



NP-complete Problems



- ◆ A problem is NP-complete if and only if
 - ►It is in NP
 - Some known NP-complete problem can be transformed to it in polynomial time
- ◆Cook's theorem:
 - ➤ SATISFIABILITY is NP-complete



Lecture01




Reduction



- ◆Idea: If we can solve problem A, and if problem B can be transformed into an instance of problem A, then we can solve problem B by reducing problem B to problem A and then solve the corresponding problem A.
- ◆Example:
 - ➤ Problem A: Sorting
 - ➤ Problem B: Given n numbers, find the i-th largest numbers.
 - ➤ Polynomial-time Reducible



Lecture01





NP-hard Problems




- ◆Any decision problem (inside or outside of NP) to which we can transform an NP-complete problem to it in polynomial time will have a property that it cannot be solved in polynomial time, unless P = NP
- ◆Such problems are called NP-hard

 ➤ "as hard as the NP-complete problems"



Lecture01





Practical Consequences



- ◆Many problems in CAD for VLSI are NPcomplete or NP-hard. Therefore:
 - Exact solutions to such problems can only be found when the problem size is small
 - ➤ One should otherwise be satisfied with suboptimal solutions found by:
 - Approximation algorithms: they can guarantee a solution within e.g. 20% of the optimum
 - Heuristics: nothing can be said a priori about the quality of the solution (experience-based)



Lecture01

Slide 113



Example



- Tractable and intractable problems can be very similar:
 - ➤ the SHORTEST-PATH problem for undirected graphs is in
 - ➤ the LONGEST-PATH problem for undirected graphs is



Lecture0:



Example



- ◆Tractable and intractable problems can be very similar:
 - ➤ the SHORTEST-PATH problem for undirected graphs is in P
 - ➤ the LONGEST-PATH problem for undirected graphs is NP-complete



Lecture01

Slide 115



Examples of NP-complete Problems



- ◆Clique:
 - \triangleright Instance: graph G = (V,E), positive integer K ≤ |V|
 - ➤ Question: does G contain a clique of size K or more?
- ◆Minimum cover
 - ➤Instance: collection C of subsets of a finite set S, positive integer $K \le |C|$
 - ➤ Question: does G contain a cover for S of size K or less?

Lecture01







- ◆The class NP-complete is a set of problems which we believe there is no polynomial time algorithms
- ◆Therefore, it is a class of hard problems
- ◆ NP-hard is another class of problems containing the class NP-complete
- ◆If we know a problem is in NP-complete or NP-hard, there is nearly no hope to solve it efficiently



Lecture01

Slide 117



Intelligent Design of Electronic Assets (IDEA)



- ◆ Defense Advanced Research Projects Agency (DARPA)
- ◆IDEA aims to create a "no human in the loop" 24 hour turnaround layout generator for System-On-Chips, System-In-Packages, and Printed Circuit Boards.



