


EE6094
CAD for VLSI Design




1110011001110010000011001100111001011100110011100100000
001100101011100100001100100101110010011001010111001001
100000110000101110001000001100001011100000110000101110000

Chapter 1

Introduction to EDA

Spring 2021
Andy, Yu-Guang Chen
Assistant Professor, Department of EE
National Central University
andygchen@ee.ncu.edu.tw



2021/3/2 Andy Yu-Guang Chen 1



Course Website



◆ <https://ncueeclass.ncu.edu.tw/course/6662>

國立中央大學「新 ee-class 系統」

我的課程 陳秉慶 繁體

電腦輔助超大型積體電路設計 CAD for VLSI Design (EE6094)

電腦輔助超大型積體電路設計 CAD...

老師: 陳秉慶
身份: 老師 (切換)
私密留言

課程活動
公告
行事曆
課程資訊

我的首頁 / 電腦輔助超大型積體電路設計 CAD for VLSI Design

最新公告 新增
1. Welcome to "CAD for VLSI Design" course 02-10
目前沒有即將到期的作業、問卷或測驗。

最近事件
目前沒有即將到期的作業、問卷或測驗。

課程活動 新增主題 複製 以統計

新增主題
課程活動。是由主題 (即 第一週、第二週) 以及其
中的學習活動 (教材、作業、問卷...) 所組成。

上傳 EverCam
選擇檔案的方式，可以一次上傳多個 EverCam
的檔案 (.ecm)

2021/3/2 Andy Yu-Guang Chen 2



Outline

- ◆ What is EDA?
- ◆ VLSI Design Flow
- ◆ Design Styles
- ◆ VLSI Design Cycle
 - Logic Synthesis
 - Physical Design
- ◆ Lithography
- ◆ Algorithms
 - Complexity Analysis
 - P, NP, NP-Complete, and NP-Hard
- ◆ IDEA Project




Lecture01

Slide 3



What is EDA?

- ◆ Electronic design automation (EDA)
 - 電子設計自動化
- ◆ VLSI computer-aided design (VLSI-CAD)
 - 積體電路電腦輔助設計



2021/3/2

Andy Yu-Guang Chen

4



What is EDA?

- ◆ A category of *software tools* for designing electronic systems such as integrated circuits and printed circuit boards.
- ◆ The tools work together in a design flow that chip designers use to design and analyze entire semiconductor chips.
- ◆ Since a modern semiconductor chip can have billions of components, *EDA tools are essential for their design*



2021/3/2

Andy Yu-Guang Chen

5



Silicon Compiler

High-level
language
program
(in C)

```
swap(int v[], int k)
{int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```

Hardware description language
(Verilog/VHDL)

Compiler

Silicon compiler

Layout
(GDSII)

Binary machine
language
program
(for MIPS)



```
000000001010000100000000000011000
000000000000110000001100000100001
100011000110001000000000000000000
100011001111001000000000000000100
101011001111001000000000000000000
101011000110001000000000000000100
0000001111100000000000000000001000
```



2021/3/2

Andy Yu-Guang Chen

6





Traditional VLSI Design Cycles



1. System specification
2. Functional design
3. Logic synthesis
4. Circuit design
5. Physical design
6. Fabrication
7. Packaging

Micron technology => 1um, 2um, 3um, etc
 Sub-micron technology => 0.8um, 0.6um, 0.35um 0.25um etc
 Deep sub-micro technology => 0.18um, 0.13um
 Nanotechnology => 90nm, 65nm etc

- ◆ Other tasks involved: verification, testing, etc.
- ◆ Design metrics: area, speed, power dissipation, noise, design time, testability, etc.
- ◆ Design revolution: interconnect (not gate) delay dominates circuit performance in **deep submicron** era.
 - Interconnects are determined in physical design.
 - Shall consider interconnections in early design stages.




2021/3/2

Andy Yu-Guang Chen

9





Traditional VLSI Design Cycle






2021/3/2

Andy Yu-Guang Chen


10









One Bit Full Adder





Lecture01


Slide 16




IC Fabrication








Introduction



19

Web Site: <http://www.river.com.tw>

living.sina.com.tw【生活報】 ©2000 BY RIVER COMIC STUDIO





Design Actions

- ◆ **Synthesis:** increasing information about the design by providing more detail (e.g., logic synthesis, physical synthesis).
- ◆ **Analysis:** collecting information on the quality of the design (e.g., timing analysis).
- ◆ **Verification:** checking whether a synthesis step has left the specification intact (e.g., layout verification).
- ◆ **Testing:** checking whether a fabricated chip has left all functions intact



2021/3/2

Andy Yu-Guang Chen

21



Design Actions


- ◆ **Optimization:** increasing the quality of the design by rearrangements in a given description (e.g., logic optimizer, timing optimizer).
- ◆ **Design Management:** storage of design data, cooperation between tools, design flow, etc. (e.g., database).



2021/3/2

Andy Yu-Guang Chen

22




Design Styles

- ◆ Full Custom Design Style
 - Design every component from scratch
- ◆ Standard Cell Design Style
 - Selects pre-designed cells (of same height)
- ◆ Gate Array Design Style
 - Use arrays of prefabricated transistors
 - Needs wiring customization to implement logic
- ◆ Field Programmable Gate Arrays (FPGA)
 - Logic and interconnects are both prefabricated
 - Program the logic functions and interconnects

Lecture01 Slide 24



Full Custom Design Style





Lecture01

Slide 25



Standard Cell Design Style




Lecture01

Slide 26



Gate Array Design Style



Structured ASICs are essentially gate array




Lecture01

Slide 27



FPGA Design Style



Lecture01

Slide 28



Comparisons of Design Styles



	Style			
	full-custom	standard cell	gate array	FPGA
cell size	variable	fixed height *	fixed	fixed
cell type	variable	variable	fixed	programmable
cell placement	variable	in row	fixed	fixed
interconnections	variable	variable	variable	programmable
design cost	high	medium	medium	low

* uneven height cells may be used



Lecture01

Slide 29



Comparisons of Design Styles






	style			
	full-custom	standard cell	gate array	FPGA
Area	compact	compact to moderate	moderate	large
Performance	high	high to moderate	moderate	low
Fabrication layers	all	all	routing layers	none



Lecture01

Slide 30





Focus of this Course (1)

- ◆ CAD tools for **synthesis** and **verification** at logic-level of abstraction
- ◆ Theory behind: functions representation and manipulation
 - representation \Leftrightarrow data structures
 - manipulation \Leftrightarrow algorithms
- ◆ In-depth course:
 - You should be able create a small CAD-tool

Decorative elements include a blue abstract graphic in the top left and a computer icon in the top right. The bottom left features a small illustration of a person and the text "Lecture01". The bottom right indicates "Slide 34".



Why Logic Level?

- ◆ Logic-level synthesis is the core of today's CAD flows for IC and system design
 - course covers many algorithms that are used in a broad range of CAD tools
 - basis for other optimization techniques
 - basis for functional verification techniques
- ◆ Most algorithms are computationally hard
 - covered algorithms and flows are good example for approaching hard algorithmic problems
 - course covers theory as well as implementation details
 - demonstrates an engineering approaches based on theoretical solid but also practical solutions
 - very few research areas can offer this combination




Lecture01

Slide 35



Logic Design/Synthesis



- ◆ **Logic synthesis** programs transform Boolean expressions into logic gate networks in a particular library.
- ◆ Optimization goals: minimize area, delay, power, etc
- ◆ **Technology-independent** optimization: logic optimization
 - Optimizes Boolean expression equivalent.
- ◆ **Technology-dependent** optimization: **technology mapping/library binding**
 - Maps Boolean expressions into a particular cell library.



Introduction

36



Logic Optimization Examples




◆ **Two-level:** minimize the # of product terms.

➤ $F = \bar{x}_1\bar{x}_2\bar{x}_3 + \bar{x}_1\bar{x}_2x_3 + x_1\bar{x}_2\bar{x}_3 + x_1\bar{x}_2x_3 + x_1x_2\bar{x}_3 \Rightarrow F = \bar{x}_2 + x_1\bar{x}_3.$

◆ **Multi-level:** minimize the #'s of literals, variables.

➤ E.g., equations are optimized using a smaller number of literals.



◆ **Methods/CAD tools:** Quine-McCluskey method (exponential-time exact algorithm), Espresso (heuristics for two-level logic), MIS (heuristics for multi-level logic), Synopsys, etc.




Introduction

37



Logic Optimization Examples



Given: Finite-State Machine $F(X, Y, Z, \lambda, \delta)$ where:


X: Input alphabet

Y: Output alphabet

Z: Set of internal states

$\lambda : X \times Z \rightarrow Y$ (output function)

$\delta : X \times Z \rightarrow Z'$ (next state function)



Target: Circuit $C(G, W)$ where

G: set of circuit components g (Boolean gates, flip-flops, etc)


W: set of wires connecting G



Lecture01

Slide 38

Finite State Machine




State: a

Input: 0 1 0 1 0 1 1 0 1 0 0

Output:

Fig. 5.25 State diagram

Typical Synthesis Scenario





Objective Function for Synthesis



- ◆ Minimize area
 - in terms of literal count, cell count, register count, etc.
- ◆ Minimize power
 - in terms of switching activity in individual gates, blocks, etc.
- ◆ Maximize performance
 - in terms of maximal clock frequency of synchronous systems, throughput for asynchronous systems
- ◆ Any combination of the above
 - combined with different weights
 - formulated as a constraint problem
 - Ex: minimize area for a clock speed > 300MHz



Lecture01


Slide 41



Constraints on Synthesis





- ◆ Given implementation style:
 - two-level implementation (PLA)
 - multi-level logic
 - FPGAs
- ◆ Given performance requirements
 - minimal clock speed requirement
- ◆ Given cell library
 - set of cells in standard cell library
 - fan-out constraints (maximum number of gates connected to another gate)




Lecture01

Slide 42





Physical Design



- ◆ Physical design converts a circuit description into a geometric description.
- ◆ The description is used to manufacture a chip.
- ◆ Physical design cycle:
 1. Logic partitioning
 2. Floorplanning and placement
 3. Routing
 4. Compaction




Others: circuit extraction, timing verification and design rule checking

Introduction

45



Physical Design Flow




Physical Design Process

Design Steps:

- Partition & Clustering
- Floorplan & Placement
- Pin Assignment
- Global Routing**
- Detailed Routing

Methodology:


- Divide-and-Conquer



Lecture01

Slide 47

Physical Design Cycle



Physical Design

Circuit Design

(a) Partitioning

(b) Floorplanning Placement

(c) Routing

(d) Compaction

Fabrication

Lecture01


Slide 48



Complexities of Physical Design



- ◆ More than 100 million transistors
- ◆ Performance driven designs
- ◆ Power-constrained designs
- ◆ Time-to-Market



Lecture01


Slide 49



History of Physical Design



- ◆ Born in early 60's (board layout)
- ◆ Passed teenage in 70's (standard cell place and route)
- ◆ Entered early adulthood in 80's (over-the-cell routing)
- ◆ Declared dead in late 80's !!!
- ◆ Found alive and kicking in 90's
- ◆ Physical Design (PD) has become a dominant force in overall design cycle,
 - thanks to the deep submicron scaling
 - expand vertically with logic synthesis and interconnect optimization, analysis.... => Design closure!



Lecture01

Slide 50



Design Closure



- ◆ A part of the development workflow by which an integrated circuit design is modified from its initial description to meet a growing list of design constraints and objectives
- ◆ Looks at the overall design closure process, which takes a chip from its initial design state to the final form in which all of its design constraints are met.



Lecture01

Slide 51



Focus of this Course (2)



- ◆ Many existing solutions are still **very suboptimal**
 - Ex: placement
- ◆ Interconnect dominates
 - No physical layout, no accurate interconnect
- ◆ More new physical and manufacturing effects pop up
 - Crosstalk noise, Electromigration, ...
 - Optical Proximity Correction, OPC (manufacturability), etc.
- ◆ More vertical integration needed
- ◆ Physical design is the KEY linking step between higher level planning/optimization and lower level modeling



Lecture01


Slide 52



- ◆ Logic capacity doubles per IC at a regular interval.
- ◆ Moore: Logic capacity doubles per IC every two years (1975).
- ◆ D. House: Computer performance doubles every 18 months (1975)
- ◆ Consequences of smaller transistors:
 - Faster transistor switching
 - More transistors per chip
- ◆ True for 40+ years!
- ◆ And it will be true in at least another 10 years
 - Need smarter and more powerful CAD tools than ever



Slide 53





Moore's Law




Lecture01

Slide 55



Moore's Law



Lecture01

Slide 56



Placement Challenge



- ◆ Placement, to large extend, determines the overall interconnect
- ◆ If it sucks, no matter how well you interconnect optimization engine works, the design will suck
- ◆ Placement is a very old problem, but got renewed interest
 - Mixed-size (large macro blocks and small standard cells)
 - Optimality study shows that placement still a bottleneck
 - Not even to mention performance driven, and coupled with buffering, interconnect optimizations, and so on (all you name)



Lecture01



Slide 57



VLSI Global Placement Examples




- ◆ Which one of the two placement results is better?



Lecture01

Slide 58

Comparison with Optimal




- Capo: Based on recursive min-cut (UCLA-UMich)
- Dragon: Recursive min-cut + SA refinement at each level (NWU-UCLA)
- mPL: multi-level placer (UCLA)

There is **significant room for improvement** in placement algorithms:
existing algorithms are 50-150% away from optimal!

Lecture01 Slide 59

FloorPlacer (Mix-mode Placement)



- ◆ Many macros
- ◆ data paths + dust logic
- ◆ I/O constraint
(area I/O or wirebond)










(source: IBM)

Lecture01 Slide 60

Lithography






Layout	0.25 μ	0.18 μ
		
0.13 μ	90-nm	65-nm
		



Lecture01 Slide 61



Optical Proximity Correction (OPC)

Original Layout 0.18 μ m

Conventional (no OPC) Silicon Image w/o OPC



OPC Layout Silicon Image with OPC

Lecture01 Slide 62



OPC-Aware Routing



More OPC friendly



Lecture01

Slide 63



Design Issues and Tools



- ◆ System-level design
 - Partitioning into hardware and software, co-design, co-simulation, etc.
 - Cost estimation, design-space exploration
- ◆ Algorithmic-level design
 - Behavioral descriptions (e.g. in Verilog, VHDL)
 - High-level simulation
- ◆ From algorithms to hardware modules
 - High-level (or architectural) synthesis
- ◆ Logic design:
 - Schematic entry
 - Register-transfer level and logic synthesis
 - Gate-level simulation (functionality, power, etc)
 - Timing analysis
 - Formal verification



Introduction

64



Design Issues and Tools (Cont'd)



- ◆ Transistor-level design
 - Switch-level simulation
 - Circuit simulation
- ◆ Physical (layout) design:
 - Partitioning
 - Floorplanning and Placement
 - Routing
 - Compaction
 - Layout editing
 - Design-rule checking
 - Layout extraction
- ◆ Design management
 - Data bases, frameworks, etc.
- ◆ Silicon compilation: *from algorithm to mask patterns*
 - The *idea* is approached more and more, but still far away from a single *push-button* operation



Introduction

65



We Need Algorithms



- ◆ To optimize design among different objectives, area, power, performance, and etc.
- ◆ Fundamental questions: How to do it smartly?
- ◆ Definition of algorithm in a board sense: A step-by-step procedure for solving a problem. Examples:
 - Cooking a dish
 - Making a phone call
 - Sorting a hand of cards
- ◆ Definition for computational problem: A well-defined computational procedure that takes some value as input and produces some value as output



Lecture01

Slide 66



Computational Problem



- ◆ A mathematical object representing a collection of questions that computers might be able to solve
 - decision problem
 - Given a positive integer n , determine if n is prime
 - search problem
 - Find all even numbers in $X=[1,2,3,4,5]$
 - counting problem
 - Given a positive integer n , count the number of nontrivial prime factors of n .
 - optimization problem
 - Given a graph G , find an independent set of G of maximum size



Lecture01

Slide 67



Computational Problem



- ◆ A mathematical object representing a collection of questions that computers might be able to solve
 - function problem
 - a single output (of a total function) is expected for every input, but the output is more complex than that of a decision problem
 - travelling salesman: Given a list of cities and the distances between each pair of cities, find the shortest possible route that visits each city exactly once and returns to the origin city.



Lecture01

Slide 68



Computational Complexity



◆ **Computational complexity** is an abstract measure of the time and space necessary to execute an algorithm as function of its input size

- The input is the graph $G(V,E)$
 - input size = $|V|$ and $|E|$
- The input is the truth table of an n -variable Boolean function
 - input size = 2^n



Lecture01

Slide 69



Time and Space Complexity



◆ **Time complexity** is expressed in elementary computational steps

- example: addition (or multiplication, or value assignment etc.) is one step
- normally, by "most efficient" algorithm we mean the fastest

◆ **Space complexity** is expressed in memory locations

- e.g. in bits, bytes, words



Lecture01

Slide 70



Example: Different Sorting Algorithms



- ◆ Input: An array of n numbers $D[1] \dots D[n]$
- ◆ Output: An array of n numbers $E[1] \dots E[n]$ such that $E[1] \geq E[2] \geq \dots \geq E[n]$
- ◆ Solution I : Insertion sort
- ◆ Solution II: Selection sort



Lecture01

Slide 71



Sorting Arrays with Insertion Sort




- ◆ **Sorting** is to place the data into some particular order such as ascending or descending.
 - An important problem with many applications in computer science.
- ◆ **Insertion sort**—a simple, but inefficient, sorting algorithm.
- ◆ The first iteration of this algorithm looks at the second element and, if it's less than the first element, insert the second element in front of the first element.
- ◆ The second iteration looks at the third element and inserts it into the correct position with respect to the first two elements.
 - All three elements are in order.
- ◆ At the i^{th} iteration of this algorithm, the first i elements in the original array will be sorted.



2021/3/2

Andy Yu-Guang Chen

72



2021/3/2

Andy Yu-Guang Chen

73

Sorting Arrays with Insertion Sort

```

1 // Fig. 6.16: fig06_16.cpp
2 // This program sorts an array's values into ascending order.
3 #include <iostream>
4 #include <iomanip>
5 using namespace std;
6
7 int main()
8 {
9     const int arraySize = 10; // size of array a
10    int data[ arraySize ] = { 34, 56, 4, 10, 77, 51, 93, 30, 5, 52 };
11    int insert; // temporary variable to hold element to insert
12
13    cout << "Unsorted array:\n";
14
15    // output original array
16    for ( int i = 0; i < arraySize; i++ )
17        cout << setw( 4 ) << data[ i ];
18

```

Fig. 6.16 | Sorting an array with insertion sort. (Part I of 3.)

2021/3/2

Andy Yu-Guang Chen

74

Sorting Arrays with Insertion Sort

```

19 // insertion sort
20 // loop over the elements of the array
21 for ( int next = 1; next < arraySize; next++ )
22 {
23     insert = data[ next ]; // store the value in the current element
24
25     int moveItem = next; // initialize location to place element
26
27     // search for the location in which to put the current element
28     while ( ( moveItem > 0 ) && ( data[ moveItem - 1 ] > insert ) )
29     {
30         // shift element one slot to the right
31         data[ moveItem ] = data[ moveItem - 1 ];
32         moveItem--;
33     } // end while
34
35     data[ moveItem ] = insert; // place inserted element into the array
36 } // end for
37
38 cout << "\nSorted array:\n";
39

```

Fig. 6.16 | Sorting an array with insertion sort. (Part 2 of 3.)



2021/3/2

Andy Yu-Guang Chen

75

Sorting Arrays with Insertion Sort

```

40 // output sorted array
41 for ( int i = 0; i < arraySize; i++ )
42     cout << setw( 4 ) << data[ i ];
43
44     cout << endl;
45 } // end main

```

Unsorted array:
 34 56 4 10 77 51 93 30 5 52
 Sorted array:
 4 5 10 30 34 51 52 56 77 93

Fig. 6.16 | Sorting an array with insertion sort. (Part 3 of 3.)



2021/3/2

Andy Yu-Guang Chen

76



Sorting Arrays with Selection Sort



- ◆ Easy-to-program, but inefficient, sorting algorithm.
- ◆ The first iteration of the algorithm selects the smallest element in the array and swaps it with the first element.
- ◆ The second iteration selects the smallest element of the remaining elements and swaps it with the second element.
- ◆ The algorithm continues until the last iteration selects the second-largest element and swaps it with the second-to-last index, leaving the largest element in the last index.




2021/3/2

Andy Yu-Guang Chen

77



Selection Sort



2021/3/2

78



Sorting Arrays with Selection Sort



```

1 // Fig. 7.13: fig07_13.cpp
2 // Selection sort with pass-by-reference. This program puts values into an
3 // array, sorts them into ascending order and prints the resulting array.
4 #include <iostream>
5 #include <iomanip>
6 using namespace std;
7
8 void selectionSort( int * const, const int ); // prototype
9 void swap( int * const, int * const ); // prototype
10
11 int main()
12 {
13     const int arraySize = 10;
14     int a[ arraySize ] = { 2, 6, 4, 8, 10, 12, 89, 68, 45, 37 };
15
16     cout << "Data items in original order\n";
17
18     for ( int i = 0; i < arraySize; i++ )
19         cout << setw( 4 ) << a[ i ];
20
21     selectionSort( a, arraySize ); // sort the array
22
23     cout << "\nData items in ascending order\n";
24

```



Fig. 7.13 | Selection sort with pass-by-reference. (Part 1 of 3.)

2021/3/2

Andy Yu-Guang Chen

79



Sorting Arrays with Selection Sort



```

25     for ( int j = 0; j < arraySize; j++ )
26         cout << setw( 4 ) << a[ j ];
27
28     cout << endl;
29 } // end main
30
31 // function to sort an array
32 void selectionSort( int * const array, const int size )
33 {
34     int smallest; // index of smallest element
35
36     // loop over size - 1 elements
37     for ( int i = 0; i < size - 1; i++ )
38     {
39         smallest = i; // first index of remaining array
40
41         // loop to find index of smallest element
42         for ( int index = i + 1; index < size; index++ )
43
44             if ( array[ index ] < array[ smallest ] )
45                 smallest = index;
46
47         swap( &array[ i ], &array[ smallest ] );
48     } // end if
49 } // end function selectionSort

```



Fig. 7.13 | Selection sort with pass-by-reference. (Part 2 of 3.)

2021/3/2

Andy Yu-Guang Chen

80



Sorting Arrays with Selection Sort



```

50
51 // swap values at memory locations to which
52 // element1Ptr and element2Ptr point
53 void swap( int * const element1Ptr, int * const element2Ptr )
54 {
55     int hold = *element1Ptr;
56     *element1Ptr = *element2Ptr;
57     *element2Ptr = hold;
58 } // end function swap
  
```

Data items in original order
 2 6 4 8 10 12 89 68 45 37
 Data items in ascending order
 2 4 6 8 10 12 37 45 68 89

Fig. 7.13 | Selection sort with pass-by-reference. (Part 3 of 3.)



2021/3/2

Andy Yu-Guang Chen

81



Analysis of Algorithm



- ◆ There can be many different algorithms to solve the same problem
- ◆ Need some way to compare 2 algorithms
- ◆ Usually the run time is the criteria used
- ◆ However, difficult to compare since algorithms may be implemented in different machines, use different languages, etc.
- ◆ Also, run time is input-dependent. Which input to use?
- ◆ Big-O notation is used



Lecture01

Slide 84



Big-O Notation



- ◆ Consider run time for the worst input
 - upper bound on run time
- ◆ Express run time as a function input size n
- ◆ Interested in the run time for large inputs
- ◆ Therefore, interested in the growth rate
- ◆ Ignore multiplicative constant
- ◆ Ignore lower order terms



Lecture01

Slide 85



Big-O Notation



- ◆ $f = O(g)$, if two constants n_0 and K can be found such that for all $n \geq n_0$:

$$f(n) \leq K \cdot g(n)$$

- ◆ Examples:

$$2n^2 = O(n^2)$$

$$2n^2 + 3n + 1 = O(n^2)$$

$$n^{1.1} + 10000000000n \text{ is } O(n^{1.1})$$

$$n^{1.1} = O(n^2)$$



Lecture01

Slide 86

Sorting Algorithm

Algorithm	Time Complexity			Space Complexity
	Best	Average	Worst	Worst
Quicksort	$O(n \log(n))$	$\Theta(n \log(n))$	$O(n^2)$	$O(\log(n))$
Mergesort	$O(n \log(n))$	$\Theta(n \log(n))$	$O(n \log(n))$	$O(n)$
Timsort	$O(n)$	$\Theta(n \log(n))$	$O(n \log(n))$	$O(n)$
Heapsort	$O(n \log(n))$	$\Theta(n \log(n))$	$O(n \log(n))$	$O(1)$
Bubble Sort	$O(n)$	$\Theta(n^2)$	$O(n^2)$	$O(1)$
Insertion Sort	$O(n)$	$\Theta(n^2)$	$O(n^2)$	$O(1)$
Selection Sort	$O(n^2)$	$\Theta(n^2)$	$O(n^2)$	$O(1)$
Tree Sort	$O(n \log(n))$	$\Theta(n \log(n))$	$O(n^2)$	$O(n)$
Shell Sort	$O(n \log(n))$	$\Theta(n(\log(n))^2)$	$O(n(\log(n))^2)$	$O(1)$
Bucket Sort	$O(n+k)$	$\Theta(n+k)$	$O(n^2)$	$O(n)$
Radix Sort	$O(nk)$	$\Theta(nk)$	$O(nk)$	$O(n+k)$
Counting Sort	$O(n+k)$	$\Theta(n+k)$	$O(n+k)$	$O(k)$
Cubesort	$O(n)$	$\Theta(n \log(n))$	$O(n \log(n))$	$O(n)$

Lecture01


Slide 87

Some Algorithm Design Techniques

- ◆ Greedy
- ◆ Divide and Conquer
- ◆ Dynamic Programming
- ◆ Network Flow
- ◆ Mathematical Programming (ex: linear programming, integer linear programming, quadratic programming, and etc.)

Lecture01

Slide 88



The graph illustrates the growth rates of various functions, categorized into Polynomial Functions and Exponential Functions. The x-axis represents n (0 to 25) and the y-axis represents Run time (0 to 800). The functions are plotted in increasing order of growth rate: $O(\log n)$, $O(\log^2 n)$, $O(\sqrt{n})$, $O(n)$, $O(n \log n)$, $O(n \log^2 n)$, $O(n^{1.5})$, $O(n^2)$, $O(n^3)$, and $O(n^4)$. The exponential functions $O(n^c)$, $O(n^{\log n})$, $O(2^n)$, $O(3^n)$, $O(4^n)$, $O(n!)$, and $O(n^n)$ are shown to grow much faster than the polynomial functions.

Polynomial Functions

$$O(\log n) < O(\log^2 n) < O(\sqrt{n}) < O(n) < O(n \log n) < O(n \log^2 n) < O(n^{1.5}) < O(n^2) < O(n^3) < O(n^4)$$

Exponential Functions

$$O(n^c) = O(2^{c \log n}) \text{ for any constant } c < O(n^{\log n}) = O(2^{\log^2 n}) < O(2^n) < O(3^n) < O(4^n) < O(n!) < O(n^n)$$

Lecture01 Slide 90



Problem of Exponential Function



- ◆ Consider 2^n , value doubled when n is increased by 1.

n	2^n	$1\mu\text{s} \times 2^n$
10	10^3	0.001 s
20	10^6	1 s
30	10^9	16.7 mins
40	10^{12}	11.6 days
50	10^{15}	31.7 years
60	10^{18}	31710 years

- ◆ If you borrow \$10 from a credit card with APR 18%, after 40 yrs, you will owe \$12700!



Lecture01

Slide 91



Exponential Time Complexity



- ◆ An algorithm has an **exponential time** complexity if its execution time is given by the formula

$$\text{execution time} = k_1 \cdot (k_2)^n$$

where n is the size of the input data and k_1, k_2 are constants



Lecture01

Slide 92



Exponential Time Complexity



- ◆ The execution time grows so fast that even the fastest computers cannot solve problems of practical sizes in a reasonable time
- ◆ The problem is called **intractable** if the best algorithm known to solve this problem requires exponential time
- ◆ Many CAD problems are intractable



Lecture01

Slide 93



Solution Type of Algorithms



- ◆ Polynomial time algorithms
- ◆ Exponential time algorithms
- ◆ Special case algorithms
- ◆ Approximation algorithms
- ◆ Heuristic algorithms



Lecture01

Slide 94



Complexity Classes



- ◆ **Class P** contains those problems that can be solved in polynomial time (the number of computation steps necessary can be expressed as a polynomial of the input size n).
- ◆ The computer concerned is a deterministic Turing machine



Lecture01

Slide 95



Deterministic Turing Machine




- ◆ Turing machine is a mathematical model of a universal computer
- ◆ Any computation that needs polynomial time on a Turing machine can also be performed in polynomial time on any other machine
- ◆ Deterministic means that each step in a computation is predictable (only one possible solution)



Lecture01

Slide 96



Undecidable Decision Problem

◆ The Halting Problem

- The problem of determining, from a description of an arbitrary computer program and an input, whether the program will finish running (i.e., halt) or continue to run forever.

```
num ← 10
REPEAT UNTIL (num = 0) {
  DISPLAY (num)
  num ← num - 1
}
```

That program will halt, since `num` eventually becomes 0.

```
num ← 1
REPEAT UNTIL (num = 0) {
  DISPLAY (num)
  num ← num + 1
}
```


It counts up *forever*, since `num` will never equal 0.

Source: <https://www.khanacademy.org/computing/ap-computer-science-principles/algorithms-101/solving-hard-problems/a/undecidable-problems>

Lecture01 Slide 98

Undecidable Decision Problem

- ◆ Proof of contradiction
- ◆ We propose a program called HaltChecker
 - takes two inputs, a program's code and an input for that program.
 - It then uses that hypothetical haltability algorithm to return either "halts" or "never".




2021/3/2

99

Undecidable Decision Problem

- ◆ We propose a program called Reverser




2021/3/2

Andy Yu-Guang Chen

100

Undecidable Decision Problem




2021/3/2

Andy Yu-Guang Chen

101

Undecidable Decision Problem




2021/3/2

Andy Yu-Guang Chen

102

Undecidable Decision Problem

- ◆ What happens if we input Reverser itself into Reverser?



Undecidable Decision Problem

- ◆ For the left figure, HaltChecker just claimed that Reverser never halts, and then it went ahead and halted.
 - HaltChecker did not give us a correct answer.
- ◆ For the right figure, HaltChecker just claimed that Reverser halts, and yet, it went on forever.
 - Once again, HaltChecker did not give us a correct answer. I





Non-deterministic Turing Machine



- ◆ If **solution checking** for some problem can be done in polynomial time on a deterministic machine, then the problem can be **solved** in polynomial time on a non-deterministic Turing machine
- ◆ non-deterministic - 2 stages:
 - make a guess what the solution is
 - check whether the guess is correct



Lecture01


Slide 105



NP-class



- ◆ **Class NP** contains those problems that can be solved in polynomial time on a non-deterministic Turing machine



Lecture01

Slide 106



NP-complete Problems



- ◆ A question which is still not answered:

$$P \subset NP \text{ or } P \neq NP$$
- ◆ There is a strong belief that $P \neq NP$, due to the existence of NP-complete problems (NPC)
 - All NPC problems have the same degree of difficulty: if one of them could be solved in polynomial time, all of them would have a polynomial time solution.



Lecture01

Slide 107



NP-complete Problems



- ◆ A problem is **NP-complete** if and only if
 - It is in NP
 - Some known NP-complete problem can be transformed to it in polynomial time
- ◆ Cook's theorem:
 - SATISFIABILITY is NP-complete



Lecture01

Slide 108



Reduction



- ◆ Idea: If we can solve problem A, and if problem B can be transformed into an instance of problem A, then we can solve problem B by reducing problem B to problem A and then solve the corresponding problem A.
- ◆ Example:
 - Problem A: Sorting
 - Problem B: Given n numbers, find the i -th largest numbers.
 - Polynomial-time Reducible




Lecture01

Slide 109



World of NP, Assuming $P \neq NP$



Lecture01

Slide 110



NP-hard Problems



- ◆ Any decision problem (inside or outside of NP) to which we can transform an NP-complete problem to it in polynomial time will have a property that it cannot be solved in polynomial time, unless $P = NP$
- ◆ Such problems are called NP-hard
 - “as hard as the NP-complete problems”




Lecture01

Slide 111



NP-Hard, NP, and NPC



Lecture01

Slide 112



Practical Consequences



- ◆ Many problems in CAD for VLSI are NP-complete or NP-hard. Therefore:
 - Exact solutions to such problems can only be found when the problem size is small
 - One should otherwise be satisfied with sub-optimal solutions found by:
 - **Approximation algorithms**: they can guarantee a solution within e.g. 20% of the optimum
 - **Heuristics**: nothing can be said a priori about the quality of the solution (experience-based)



Lecture01

Slide 113



Example



- ◆ Tractable and intractable problems can be very similar:
 - the SHORTEST-PATH problem for undirected graphs is in
 - the LONGEST-PATH problem for undirected graphs is



Lecture01

Slide 114



Example



- ◆ Tractable and intractable problems can be very similar:
 - the SHORTEST-PATH problem for undirected graphs is in **P**
 - the LONGEST-PATH problem for undirected graphs is **NP-complete**



Lecture01

Slide 115



Examples of NP-complete Problems



- ◆ Clique:
 - Instance: graph $G = (V, E)$, positive integer $K \leq |V|$
 - Question: does G contain a clique of size K or more?
- ◆ Minimum cover
 - Instance: collection C of subsets of a finite set S , positive integer $K \leq |C|$
 - Question: does G contain a cover for S of size K or less?



Lecture01

Slide 116



Brief Summary



- ◆ The class NP-complete is a set of problems which we believe there is no polynomial time algorithms
- ◆ Therefore, it is a class of hard problems
- ◆ NP-hard is another class of problems containing the class NP-complete
- ◆ If we know a problem is in NP-complete or NP-hard, there is nearly no hope to solve it efficiently



Lecture01

Slide 117





Intelligent Design of Electronic Assets (IDEA)



- ◆ Defense Advanced Research Projects Agency (DARPA)
- ◆ IDEA aims to create a “no human in the loop” 24 hour turnaround layout generator for System-On-Chips, System-In-Packages, and Printed Circuit Boards.





DARPA Fully automated digital AND analog layout!

Today

Designer provides manual constraints to layout person (or tool)

Max 10µm from main supply, 0.5µm width

Common centroid layout

Isolate with guard ring and well!

Place dummies, interdigitize

Common Vocabulary of Strategies

A	B	B	A	A	B	A	B	C
B	A	A	B					
A	B	B	A	C	D			
B	A	A	B			D	E	

Centroid Mirroring Isolation

IDEA

Novelty: Auto create layout constraints by classifying circuit patterns and applying strategies from knowledge database.

Distribution Statement "A" (Approved for Public Release, Distribution Unlimited)

30

Q&A

Lecture01

Slide 122