

# ELC 2137 Lab 9: ALU

Tyler Haygood

April 2, 2020

## Summary

The Purpose of this lab was to familiarize the class with the basics of Registers, and ALU modules. Using Vivado, and the basys3 board modules were coded for both an ALU, a Register, and a top level file to connect the modules together. The result of the connections was an ALU module that can do a few mathematical operations with the help of registers for data storage.

## Expected results tables


Table 1: *register* expected results table

Time (ns):	0-5	5-10	10-15	15-20	20-25	25-30	30-35	35-40	40-45	45-50	50-55
D (hex)	0	0	A	A	3	3	0	0	0→6	6	6
clk	0	1	0	1	0	1	0	1	0	1	0
en	0	0	1	1	1→0	0→1	1→0	0	0→1	1	1
rst	0	0→1	0	0	0	0	0	0	0	0	0
Q (hex)	X	X→A	A	A	A	A	A	A	A	6	6


Table 2: *alu* expected results table skeleton

Time (ns):	0-10	10-20	20-30	30-40	40-50
in0	5	5	1	1	1
in1	5	5	0	0	0
op	0	1	2	3	4
out	0A	0	0	1	1

## Results






Register Module Simulation



ALU Module Simulation

## Board Operation





Board Testing

## Code

```
1 `timescale 1ns / 1ps
2
3 module register #( parameter N =1)
4 (
5   input clk , rst , en ,
6   input [N -1:0] D ,
7   output reg [N -1:0] Q
8 ) ;
9 always @ (posedge clk , posedge rst )
10 begin
11   if (rst == 1)
12     Q <= 0 ;
13   else if (en ==1)
14     Q <= D ;
15 end
16 // Notes :
17 // - Reset is asynchronous , so this
18 // block needs to execute when rst
19 // goes high .
20 // - We want enable to be synchronous
21 // (i.e. only happens on rising
22 // edge of clk) , so it is left out
23 // of " sensitivity " list .
24 endmodule
25
26
27 `timescale 1ns / 1ps
28
29 module register_test () ;
30
31 reg [3:0] D ;
32 reg clk , en , rst ;
33 wire [3:0] Q ;
34 register #(N(4)) r (.D(D) , .clk(clk) ,
35 .en(en) , .rst(rst) , .Q(Q)) ;
36 // clock runs continuously
37 always begin
38   clk = ~ clk ; #5;
39 end
40 // this block only runs once
41 initial begin
42
43   clk =0; en =0; rst =0; D =4'h0 ; #7;
44   rst = 1; #3; // reset
45   D = 4'hA ; en = 1; rst = 0; #10;
46   D = 4'h3 ; #2;
47   en = 0; #5;
48   en = 1; #3;
49   D = 4'h0 ; #2;
50   en = 0; #10;
51   en = 1; #2;
52   D = 4'h6 ; #11;
53   $finish ;
54 end
55 endmodule
56
```

Register, and Register Test-bench

```

1 `timescale 1ns / 1ps
2
3 module alu #(parameter N = 8)
4 (
5   output reg [N -1:0] out ,
6   input  [N -1:0] in0 ,
7   input  [N -1:0] in1 ,
8   input  [3:0] op
9 );
10 // Local parameters
11 parameter ADD =0;
12 parameter SUB =1;
13 parameter AND =2;
14 parameter OR =3;
15 parameter XOR =4;
16 always @*
17 begin
18   case (op)
19     ADD : out = in0 + in1;
20     SUB : out = in0 - in1;
21     AND : out = in0 & in1;
22     OR : out = in0 | in1;
23     XOR : out = in0^in1;
24     default : out = in0 ;
25 endcase
26 end
27 endmodule
28
29
30
31 `timescale 1ns / 1ps
32
33 module alu_test();
34
35 reg [7:0] in0, in1;
36 reg [3:0] op;
37 wire [7:0] out;
38
39 alu #(N(8)) alu0(.in0(in0), .in1(in1), .op(op), .out(out));
40
41 initial begin
42
43   op = 4'b0000; in0 = 8'b00000101; in1 = 8'b00000101; #10;
44   op = 4'b0001; in0 = 8'b00000101; in1 = 8'b00000101; #10;
45   op = 4'b0010; in0 = 8'b00000001; in1 = 8'b00000000; #10;
46   op = 4'b0011; in0 = 8'b00000000; in1 = 8'b00000000; #10;
47   op = 4'b0100; in0 = 8'b00000000; in1 = 8'b00000000; #10;
48
49   $finish;
50 end
51
52 endmodule
53

```

ALU, ALU Test-bench

```
1 `timescale 1ns / 1ps
2
3 module top_lab9(
4     input [15:0] sw,
5     input btnU, btnD, clk, btnC,
6     output [15:0] led
7 );
8
9 wire [7:0] r1Out, alu1Out, r2Out;
10 wire [3:0] AluOp;
11 wire [7:0] Din0;
12
13 assign Din0 = sw[7:0];
14 assign AluOp = sw[11:8];
15
16 register #(N(8)) r1 (.D(Din0) , .clk(clk) , .en(btnD) , .rst(btnC) , .Q(r1Out));
17
18 alu #(N(8)) alu1 (.in0(Din0), .in1(r1Out), .op(AluOp), .out(alu1Out));
19
20 register #(N(8)) r2 (.D(alu1Out) , .clk(clk) , .en(btnU) , .rst(btnC) , .Q(r2Out));
21
22 assign led [7:0] = r1Out;
23
24 assign led [15:8] = r2Out;
25
26 endmodule
27
```

## Top Module