



# Controlled evidence across three non-interchangeable levels


(a) Logical state, 36 cores (MiB)



(b) Token-8,192 output cosine



Logical storage / synthetic trace / Vitis HLS estimate  
(c) HLS max STEP (M cycles)



Raw capacity is necessary, not routed fit. Phys reports per-format implementation status. N/R points are not imputed.