THAT 1510, 1512

FEATURES

- · Low Noise:
 - 1 nV/VHz input noise (60dB gain) 34 nV/VHz input noise (0dB gain) (1512)
- Low THD+N (full audio bandwidth):
 0.001% ≤ 40 dB gain
 0.005% @ 60 dB gain
- Low Current: 6mA typ.
- Wide Bandwidth: 7MHz @ G=100
- High Slew Rate: 19 V/μs
- Wide Output Swing: ±13.3V on ±15V supplies
- Gain adjustable from 0 to >60 dB with one external resistor
- · Industry Standard Pinouts

APPLICATIONS

- Differential Low Noise Preamplifiers
- Differential Summing Amplifiers
- Differential Variable Gain Amplifiers
- Microphone Preamplifiers
- Moving-Coil Transducer Amplifiers
- Line Input Stages
- Audio
- Sonar
- Instrumentation

Description

The THAT 1510 and 1512 are high performance audio preamplifiers suitable for microphone preamp and bus summing applications. The ICs are available in a variety of packages and pin configurations, making them pin compatible with the Analog Devices SSM2019 and SSM2017 (discontinued), and the Texas Instruments INA217 and INA163.

Gain for both parts is adjustable via one external resistor, making it possible to control gain over a wide range with a single-gang potentiometer. The 1510 gain equation is identical to that of the SSM 2019, reaching 6 dB gain with a 10 k Ω resistor. The 1512 reaches 0 dB gain with a 10 k Ω resistor. Because the 1512 exhibits

significantly lower noise at lower gain settings, it is recommended over the 1510 for new designs.

Designed from the ground up in THAT's complementary dielectric isolation process and including laser-trimmed Si-Chrome thin film resistors, the THAT 1510 and 1512 improve on existing integrated microphone preamps by offering lower noise at low gains, wider bandwidth, higher slew rate, lower distortion, and lower supply current. The parts feature internal ESD overload protection on all critical pins.

In short, the THAT 1510 and 1512 provide superior performance in a popular format at an affordable price.




Figure 1. THAT 1510 / 1512 Equivalent Circuit Diagram (THAT 1512 values shown in parentheses)

Pin Name	DIP8 Pkg	SO8 Pkg	SO16 Pkg	SO14 Pkg
RG1	1	1	2	3
-In	2	2	4	4
+In	3	3	5	5
V-	4	4	7	6
Ref	5	5	10	10
Out	6	6	11	9
V+	7	7	13	11
RG2	8	8	15	12

Table 1. Pin Assignments

Part Type	DIP8 Pkg	SO8 Pkg	SO16 Pkg	SO14 Pkg		
1510	1510P08-U	1510S08-U	1510W16-U	1510S14-U		
1512	1512P08-U	1512S08-U	Inquire	1512S14-U		

Table 2. Ordering Information

SPECIFICATIONS¹

	Absolute Maximum Ratings ^{2,3}							
Positive Supply Voltage (Vcc)	+20 V	Lead Temp. (T _{LEAD}) (Soldering 10 sec)	260 °C					
Negative Supply Voltage (V _{EE})	-20 V	Operating Temperature Range (T _{OP})	-40 to +85°C					
Input Voltage (V _{IN MAX})	V_{CC} + 0.5V, V_{EE} - 0.5V	Storage Temperature Range (T _{ST})	-40 to +125°C					
Output Short-Circuit Duration (t _{SH})	Continuous	Junction Temperature (T _J)	150°C					

Recommended Operating Conditions							
Parameter	Symbol	Conditions	Min	Тур	Max	Units	
Positive Supply Voltage	V_{cc}		+5		+20	V	
Negative Supply Voltage	V_{EE}		-5		-20	V	

	Ele	ectrical Charac	teris	tics	2				
Parameter	Symbol	Conditions	Min	1510 Typ	Max	Min	1512 Typ	Max	Units
Supply Current	I _{CC} , -I _{EE}	No signal $V_{CC} = -V_{EE} = 20V$	_	6.0	7.9 8.0	_	6.0	7.9 8.0	mA mA
Input Bias Current	l _Β	No signal; Either input connected to GND	_	4.8	14	_	4.8	14	μΑ
Input Offset Current	I _{B-OFF}	No signal	-1.4	_	+1.4	-1.4	_	+1.4	μΑ
Offset Voltage Output Stage Output Offset Input Stage Input Offset Total Output Offset	Vos _{oo} Vos _{II}	No Signal, V _{CM} =0 G=voltage gain	-5 -250 -5-0.250	— — G 5-	+5 +250 +0.25G	-5 -250 -5-0.25	_ _ G	+5 +250 5+0.25G	mV μV mV
Input Voltage Range Common Mode	$V_{\text{IN-CM}}$	Common mode, all gains	_	± 13	_	_	± 13	_	V
Differential Mode	$V_{\text{IN-UNBAL}}$	Unbalanced One input to GND, 0dB (-13 gain	_	+13	-13	_	+13	V
Differential Gain	G_{diff}		0	_	70	-6	_	64	dB
Ref Input Voltage Range			_	±8	_	_	± 8	_	V
Ref Input Impedance			_	10	_	_	15	_	kΩ
Ref Input Gain to Output			_	0	_	_	0	_	dB
Input Impedance	$Z_{\text{IN-DIFF}}$	Differential 0dB gain 20dB gain 40dB gain 60dB gain Common mode all gains	_ _ _ _	32 1.9 32 2.0 32 2.5 29 8.0 8 7.7			37 1.9 37 2.0 36 3.1 31 13.	0 — 1 — 9 —	$M\Omega pF$ $M\Omega pF$ $M\Omega pF$ $M\Omega pF$

All specifications are subject to change without notice.
 Unless otherwise noted, T_A=25°C, V_{CC}=+15V, V_{EE}=-15V.
 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

	Electric	cal Characteris	stics	(co	n't)²				
Parameter	Symbol	Conditions	Min	1510 Typ	Max	Min	1512 Typ	Max	Units
Common Mode Rejection	CMR	V _{CM} =± 10V; DC to 60 Hz 0 dB gain 20 dB gain 40 dB gain 60 dB gain	45 65 85 105	60 80 100 120	_ _ _ _	45 65 85 105	60 80 100 120	_ _ _ _	dB dB dB dB
Power Supply Rejection	PSR V _{cc} =	-V _{EE} ; ±5V to ±20V; DC to 6 0 dB gain 20 dB gain 40 dB gain 60 dB gain	0 Hz — — — —	85 105 120 124	_ _ _ _	_ _ _	60 105 120 124	_ _ _ _	dB dB dB dB
Total Harmonic Distortion	THD+N	$\begin{split} V_{\text{OUT}} &= 7 V \text{rms; R}_{\text{L}} = 5 \text{ k}\Omega \\ f &= 1 \text{kHz; BW} = 20 \text{ kHz} \\ 0 \text{ dB gain} \\ 20 \text{ dB gain} \\ 40 \text{ dB gain} \\ 60 \text{ dB gain} \end{split}$		0.0005 0.0012 0.0016 0.005	_ _ _ _	_ _ _ _	0.001 0.004 0.005 0.008	_ _ _ _	% % %
Equivalent Input Noise	$e_{n(IN)}$	f = 1kHz, 0 dB gain 20 dB gain 40 dB gain 60 dB gain	_ _ _ _	57 7 1.7 1	_ _ _ _	_ _ _ _	34 4.6 1.4 1	_ _ _	nV/√Hz nV/√Hz nV/√Hz nV/√Hz
Input Current Noise	i _{n(IN)}	60 dB gain	_	2.0	_	_	2.0	_	pA/√Hz
Noise Figure	NF	60 dB gain R_S = 150 Ω R_S = 200 Ω	_	1.6 1.3	_	_	1.6 1.3	_	dB dB
Slew Rate	SR	$R_L = 2 \text{ k}\Omega$ $C_L = 50 \text{ pF}$	13	19	_	13	19	_	V/µs
Bandwidth -3dB	BW _{-3dB}	R_L = 2 k Ω ; C_L = 10 pF 0 dB gain 20 dB gain 40 dB gain 60 dB gain	_ _ _	15 8 7 3	_ _ _ _	_ _ _	11 9 7 1.6	_ _ _	MHz MHz MHz MHz
Output Gain Error	G _{ER (OUT)}	$\begin{split} f &= 1 \text{kHz}; R_\text{L} = 2 \text{k}\Omega \\ R_\text{G} &= \text{infinite}, \text{G=0 dB} \\ R_\text{G} &= 1.1 \text{k}\Omega, \text{G=20 dB} \\ R_\text{G} &= 101 \Omega, \text{G=40 dB} \\ R_\text{G} &= 10 \Omega, \text{G=60 dB} \\ R_\text{G} &= 10 \text{k}\Omega, \text{G=0 dB} \\ R_\text{G} &= 526.3 \Omega, \text{G=20 dB} \\ R_\text{G} &= 50.3 \Omega, \text{G=40 dB} \\ R_\text{G} &= 5 \Omega, \text{G=60 dB} \end{split}$	-0.5 -0.5 -0.5 -0.5 		+0.5 +0.5 +0.5 +0.5 ————————————————————————————————————	 -0.5 -0.5 -0.5		 +0.5 +0.5 +0.5 +0.5	dB dB dB dB dB dB
Output Voltage Swing	Vo	$R_L = 2 \text{ k}\Omega$ all gains	±13	±13.3	_	±13	±13.3	_	V
Output Short Circuit Current	I _{sc}	$R_L = 0 \Omega$	_	± 17	_	_	± 17	_	mA
Minimum Resistive Load	R_{Lmin}		2	_	_	2	_	_	kΩ
Maximum Capacitive Load	C_{Lmax}		_	_	300	_	_	300	pF
Gain Equation			A_{v}	z = 1 +	$\frac{10 k\Omega}{R_G}$	A_{1}	y = 0.5	$6 + \frac{5 k\Omega}{R_G}$	2

Applications

Gain Setting

A single external resistor ($R_{\rm G}$) between the $R_{\rm G1}$ and $R_{\rm G2}$ pins is all that is needed to set the gain of the THAT 1510/1512, according to the formulae:

for the 1510:
$$A_V = 1 + \frac{10k\Omega}{R_G}$$
 or

for the 1512:
$$A_V = 0.5 + \frac{5k\Omega}{R_G}$$
 where

Av is the voltage gain of the part.

Either part may reach unity gain, but the value of $R_{\scriptscriptstyle G}$ required varies significantly between the two parts. For the 1510, gain is 0dB when $R_{\scriptscriptstyle G}$ is infinite (open); this is the minimum gain for the 1510. At infinite $R_{\scriptscriptstyle G}$, the 1512 reaches -6dB gain; this is the minimum gain for the 1512. With $R_{\scriptscriptstyle G}$ =10k Ω , the 1512 reaches 0dB gain.

Overall gain accuracy depends on the tolerance of R_G and the accuracy of the internal thin-film resistors connected to pins R_{G1} and R_{G2} in the 1510/1512 (R_A & R_B in Figure 1). These internal resistors have a typical initial accuracy (at room temperature) of $\pm 0.5\%$, and are typically stable with temperature to within ± 100 ppm/°C. Gain will drift with temperature based on the mismatch between the temperature coefficient of the external R_G and that of the internal resistors R_A & R_B .

For variable-gain applications where gain accuracy is important, THAT recommends using discrete, switched resistors for $R_{\scriptscriptstyle G}$. Where continuous control is required, or where gain accuracy is less

critical, a potentiometer may be used. In such applications, designers should take care in specifying the element construction to avoid excess noise. The potentiometer taper will set the circuit's characteristic of gain vs. pot rotation. Typically, reverse log (reverse audio) taper elements offer the desired behavior in which gain increases with clockwise rotation (and lower values for $R_{\rm G}$). See THAT Design Note 138 for a discussion of potentiometer taper and gain for the 1510 and 1512 compared to similar parts from other manufacturers.

Noise Performance

Both parts exhibit excellent voltage noise performance of ~ 1 nV//Hz at high gains. With ~ 2 pA//Hz current noise, they are optimized for relatively low source impedance applications, such as dynamic microphones with typically a few hundred ohm output impedances. But, because they have different internal gain structures, the 1510 has higher equivalent input noise at 0dB gain (~ 57 nV//Hz) than the 1512, which runs 4.5 dB lower at ~ 34 nV//Hz. The unusual and superior topology of the THAT 1512 makes its noise performance comparable to some of the better discrete designs currently available.

Inputs

Simple Configurations

As shown in Figure 2, the 1510/1512 includes protection diodes at all pins except V+ and V-.




Figure 2. THAT 1510 / 1512 Equivalent Circuit with Protection Diodes




Figure 3. Basic 1510 / 1512 Circuit

These diodes reduce the likelihood that accidental electrostatic discharge (ESD) or electrical over stress (EOS) will damage the ICs. Other diodes across the base-emitter junctions of the input transistors prevent excessive reverse biasing of these junctions (which would degrade the noise performance of the input devices).

Other than the protection diodes, the 1510/1512 input pins are connected only to the bases of their respective input devices. For proper operation, the bases must be provided a source of dc bias that will maintain the inputs within the IC's input common-mode range. Figure 3 shows the simplest approach; dc bias is supplied via R_1 and R_2 . At 1 $k\Omega$ each, they will minimize pickup of unwanted noise and interference, as well as generate relatively little noise due to input current noise in the 1510/1512. However, at high gains, their inherent voltage noise, plus the 1510/1512's input current noise drawn across these resistors, adds significantly to the noise at the 1510/1512's output.

Because R_{G} is dc coupled in the circuit of Figure 3, the dc level at the output of the 1510/1512 will vary with gain. In most applications, the output should be ac-coupled to the next stage. For applications where R_{G} is variable (via a pot or switched

resistors) to allow gain adjustment, $R_{\rm G}$ should be ac-coupled as shown in Figure 4. By adding $C_{\rm G}$ in series with $R_{\rm G}$, dc gain is fixed (at unity for the 1510, and $\frac{1}{2}$ for the 1512). This constrains the output dc offset to just over +/-5 mV, and prevents it from varying with gain. With this low offset, ac coupling of the output is usually unnecessary.

 $C_{\rm G}$ must be large enough not to interfere with low-frequency response at the smallest values of $R_{\rm G}.$ For 60 dB gain, $R_{\rm G}{=}10~\Omega$ (1510) or $R_{\rm G}{=}5~\Omega$ (1512). For a -3 dB point of approximately 5 Hz, $C_{\rm G}{=}3,\!300~\mu{\rm F}$ (1510), or $C_{\rm G}{=}6,\!800~\mu{\rm F}$ (1512). For other maximum gains or minimum frequencies, scale $C_{\rm G}$ accordingly.

Phantom Power

Phantom power is required for many condenser microphones. THAT recommends the circuit of Figure 5 when phantom power is included⁴. R_3 , R_4 , and D_1 - D_6 are used to limit the current that flows through the 1510/1512 inputs when the circuit inputs (-In and +In) are shorted to ground while phantom power is turned on. This causes C_4 and/or C_5 to discharge through other circuit components, often generating transient currents of several amps. R_3 and R_4 should be at least 10 Ω to limit destructive

Since publishing revision 4, we determined that the internal reverse-bias diodes between the pins $+\ln/R_{G2}$ and $-\ln/R_{G1}$ may be damaged by phantom power faults under certain conditions. Small-signal diodes (D_s and D_s) avoid this problem by appearing in parallel with the internal diodes, diverting excess current around the 1510/1512.

^{4.} In revisions 0 and 1 of this data sheet, we recommended using Schottky diodes (1N5819 types) at D₁ ~ D₄ to protect the 1510/1512 inputs against overloads. Subsequently, we discovered that the leakage of these diodes could cause problems with DC fluctuations (hence noise) at the 1510/1512 output. Upon further investigation, we concluded that conventional rectifier diodes like the 1N4004 (the glass-passivated GP version) provide adequate protection and do not introduce unacceptable leakage. Additionally, 1N4004 diodes are much cheaper and more readily available than the Schottky types.

currents. (Higher values further limit current flow, but introduce additional source impedance and noise.) D_1 through D_4 prevent the IC's inputs from significantly exceeding the supply rails. D_5 and D_6 steer currents around the input stage in the 1510/1512, preventing damage.

The series combination of C_4 and C_5 should be made large to minimize high-pass filtering of the signal based upon the sum of the values of R_1+R_2 . As well, keeping their reactance low relative to the external microphone's source impedance will avoid increasing the effects of low-frequency current noise in the 1510/1512 input stage.

Other manufacturers have recommended, and many pro audio products include, a zener diode arrangement connected to the bridge rectifier instead of the connection to V+ and V- as shown in Figure 5. THAT does not recommend this approach, because we find that R₃ and R₄ must be made much larger (e.g., $\geq 51 \Omega$) in order to limit peak currents enough to protect reasonably sized zener diodes (eg. 1/2 W). Such large series input resistors will limit the noise performance of the preamp. The ultimate floor is set by the impedance of the microphone, but any resistance further additional series degrades performance.

For further insights into this subject, see the Audio Engineering Society preprints "The 48 Volt Phantom Menace," by Gary K. Hebert and Frank W.

Thomas, presented at the 110th AES Convention and "The 48 Volt Phantom Menace Returns", by Rosalfonso Bortoni and Wayne Kirkwood presented at the 127th AES Convention.

Impedance and Line Input Configurations

A higher common-mode input impedance is desirable (compared with that of Figures 3 and 4) when input coupling capacitors (C4 and C5) are used to block phantom power. At low frequencies where the reactance of C₄ and C₅ become significant (compared to the common-mode input impedances), the two capacitors interact with the common-mode input impedance (seen looking to the right-side of both capacitors) to form voltage dividers for common-mode signals. Differences in the two capacitors' values leads to different voltage dividers, spoiling the low-frequency common-mode rejection of the stage. Since C4 and C5 are generally large, electrolytic types, precise matching is difficult and expensive to achieve. High common-mode input impedance reduces the matching requirement by decreasing the frequency at which the capacitive reactance becomes significant inversely with the common-mode input impedance.

The "T-bias" circuit (R_1 , R_2 , and R_7) shown in Figure 5 accommodates this objective. In this circuit, R_1 and R_2 are connected to a third resistor R_7 , boosting the low-frequency common mode input




Figure 4. Basic 1510 / 1512 Circuit with Variable Gain

impedance (as "seen looking in" from the coupling capacitors) to the value of R_1 + $(2*R_7)$ -- approximately 45 k Ω with the values shown. The increased common mode impedance from T-bias improves LF common mode rejection by reducing capacitor matching requirements by more than a factor of ten over the simpler circuit wherein R_7 =0 Ω . The circuit works well with the values shown.

Note also that the overall common-mode input impedance of the circuit is dominated by the phantom-power resistors (R_5 and R_6). For the circuit of Figure 5, this is approximately 5.9 k Ω per leg.

The 1510/1512 can be used as a line input receiver by adding attenuation to the preamplifier inputs and changing the circuit topology to allow

switching of input, fixed attenuation, and gain adjustment. The optimum circuit depends on the specific requirements of the application. For more details and specific applications advice, please consult THAT's application notes, or our applications engineers at the address and telephone below or via email at apps support@thatcorp.com.

Reference Terminal

The "Ref" pin provides a reference for the output signal, and is normally connected to analog ground. If necessary, the "Ref" pin can be used for offset correction or DC level shifting. However, in order to prevent spoiling the excellent common-mode rejection of the 1510/1512, the source impedance driving the "Ref" pin should be under 1Ω .




Figure 5. Recommended 1510 / 1512 Circuit with Phantom Power

Package Information

Both the THAT 1510 and 1512 are available in 8-pin SOIC, 8-pin DIP, and 14-pin SOIC packages. The 1510 is also available in a 16-pin (widebody) SOIC package. Other version/package combinations will be considered based on customer demand.

The package dimensions are shown in Figures 6, 7, 8, & 9, while pinouts are given in Table 1.

All versions of the 1510 and 1512 are lead free and RoHS compliant. Material Declaration Data Sheets on the parts are available at our web site, www.thatcorp.com or upon request.




Figure 6. 8-pin DIP package outline




Figure 8. 8-pin SOIC package outline




Figure 7. 16-pin SO Wide package outline




Figure 9. 14-pin SOIC package outline

Revision History

Revision	ECO	Date	Changes	Page
07	2322	9/16/09	Added Max. Input Voltage specification.	2
08	2829	10/02/13	Corrected typographical error in specification table.	3