

# New application of hardware accelerators for more sustainable AI models: Development and evaluation of the Boltzmann machines on a physics-inspired hardware accelerator

Bachelorarbeit

submitted on April 9, 2024

Fakultät Wirtschaft und Gesundheit

Studiengang Wirtschaftsinformatik

Kurs WWI2021F

von

SIMON SPITZER

Betreuer in der Ausbildungsstätte:

⟨ Hewlett Packard GmbH ⟩  
⟨ Dr. Fabian Böhm ⟩  
⟨ Research Scientist at Hewlett Packard Labs ⟩

DHBW Stuttgart:

⟨ Prof. Dr., Kai Holzweißig ⟩  
⟨ der/des wissenschaftlichen Betreuerin/Prüferin ⟩

Unterschrift der Betreuerin/des Betreuers

# Contents

<b>List of abbreviations</b>	<b>IV</b>
<b>List of figures</b>	<b>V</b>
<b>List of tables</b>	<b>VI</b>
<b>1 Einleitung</b>	<b>1</b>
1.1 Motivation . . . . .	1
1.2 Problem statement . . . . .	1
1.3 Objective . . . . .	2
1.4 Research method . . . . .	3
1.5 Aufbau der Arbeit . . . . .	4
<b>2 Aktueller Stand der Forschung und Praxis</b>	<b>5</b>
2.1 Ressourcenverbrauch bei KI-Modellen . . . . .	5
2.1.1 Ressourcenverbrauch bei KI-Modellen . . . . .	5
2.2 Neural Networks - Boltzmann Machines . . . . .	5
2.2.1 Energy-based models . . . . .	7
2.2.2 concept of Boltzmann Maschines . . . . .	9
2.2.3 Restricted Boltzmann Machines . . . . .	11
2.2.4 Current Problems with BMs and RBMs . . . . .	16
2.3 Hardware accelerators . . . . .	17
2.3.1 Current approaches in the field of AI and other solutions . . . . .	17
2.3.2 GPU . . . . .	18
2.3.3 Field programmable gate arrays . . . . .	19
2.3.4 Application specific integrated circuit . . . . .	20
2.4 Memristor Hopfield Neural Network . . . . .	20
2.4.1 Hopfield Network . . . . .	22
2.4.2 Memristor Crossbar Array . . . . .	23
2.4.3 Output Hopfield Network . . . . .	27
2.4.4 Noisy Hopfield Network . . . . .	28
<b>3 Objective specification and presentation of the research methodology</b>	<b>30</b>
3.1 Objective specification . . . . .	30
3.2 Design Science Research . . . . .	31
3.3 Prototyping . . . . .	33
3.4 Simulation . . . . .	34
<b>4 Implementation of the mem-HNN</b>	<b>37</b>
4.1 Zielsetzung und Forschungsmethodik . . . . .	37
4.2 Analysis phase . . . . .	37
4.2.1 General conditions . . . . .	37
4.2.2 Requirements . . . . .	38
4.3 Design phase . . . . .	40
4.4 Evaluation phase . . . . .	40

<b>5</b>	<b>Diffusion and discussion of results</b>	<b>41</b>
5.1	Zielsetzung und Forschungsmethodik . . . . .	41
5.2	Evaluation der Erkenntnisse in Bezug auf die Zielsetzung intrinsisch . . . . .	41
5.2.1	Prediction Accuracy . . . . .	41
5.2.2	Troughput (Samples/Sec) . . . . .	41
5.2.3	Energieverbrauch (Energy/Operation) . . . . .	41
5.2.4	Vergleichen mit anderen Hardwarebeschleuniger, FPGA, GPU oder CPU aus der Literatur . . . . .	41
<b>6</b>	<b>Kritische Reflexion und Ausblick</b>	<b>42</b>
6.1	Evaluation der Erkenntnisse in Bezug auf die Zielsetzung der Arbeit . . . . .	42
6.2	Kritische Reflexion der Ergebnisse und Methodik . . . . .	42
6.3	Ergebnisextration für Theorie und Praxis . . . . .	42
6.4	Ausblick . . . . .	42
	<b>Appendix</b>	<b>43</b>
	<b>List of references</b>	<b>45</b>

## List of abbreviations

<b>BM</b>	Boltzmann Maschine
<b>RBM</b>	Restricted Boltzmann Maschine
<b>DNN</b>	Deep Neural Network
<b>EBM</b>	Energy Based Model
<b>MCMC</b>	Markov chain Monte Carlo
<b>DNN</b>	Deep Neural Networks
<b>CPU</b>	Central Processing Unit
<b>GPU</b>	Graphics Processing Unit
<b>ASIC</b>	Application Specific Integrated Circuit
<b>FPGA</b>	Field Programmable Gate Array
<b>TPU</b>	Tensor Processing Unit
<b>mem-HNN</b>	memristor-Hopfield Neural Network
<b>TIA</b>	Transimpedance Amplifier
<b>DAC</b>	Digital Analog Converter
<b>IT</b>	Information Technology
<b>DSR</b>	Design Science Research

## List of Figures

1	figure of a neural network . . . . .	6
2	figure of a neural network . . . . .	6
3	Figure of a simplified energy landscape . . . . .	8
4	figure of a general Boltzmann Machine . . . . .	10
5	Figure of a Restricted Boltzmann Maschine (RBM) . . . . .	12
6	Figure of a logistic sigmoid function RBM . . . . .	14
7	Flip Probability Function in Metropolis-Hastings Algorithm . . . . .	16
8	Physical and microscopic view of the mem-HNN . . . . .	22
9	Figure of a hopfield network . . . . .	22
10	Modell of the mem-HNN . . . . .	24
11	3D modell of the memristor crossbar array . . . . .	24
12	Memristor-based learning . . . . .	25
13	Gaussian normal distribution <sup>1</sup> . . . . .	29
14	Design Science Research (DSR) model by Österle et. al <sup>2</sup> . . . . .	32
15	general simulation model <sup>3</sup> . . . . .	35
16	proposed solution architecture . . . . .	38
17	Prototyping Dimensions to categorize prototypes . . . . .	44

## List of Tables

# 1 Einleitung

## 1.1 Motivation

In the research and development of generative AI models, the computing speed and energy efficiency are increasingly becoming the focus<sup>4</sup> The authors of Open AI confirm, that the growth rate of machine learning models surpassed the growth of efficiency within computerchips. The required computing power of the models double each 3-4 months but the power of computerchips, after Moore's Law double only every 2 years.<sup>5</sup> Focusing on current problems like rising energy consumption of datacenters and the associated greenhouse gas emissions, the search for more efficient solutions is essential for the future. Worldwide energy consumption of datacenters increase yearly around 20-40%, which means that in 2022 about 1,3% of the total global energy consumption and about 1% of energy-related global greenhouse gas emissions was caused by them.<sup>6</sup> However, it is not clear how large the AI share contributed to the total numbers.

## 1.2 Problem statement

One approach that is already well known is the use of AI accelerators based on ASICs (application-specific integrated circuits) - i.e. circuits that are used application specific, such as Google TPUs (Tensor Processing Unit).<sup>7</sup> This is useful because the usage of multimodels for discriminating tasks compared to task specific models are more energy intense.<sup>8</sup> One promising alternative concept in research is the usage on physics-inspired hardware accelerators, that are primarily used for optimization problems because of their ability to solve problems faster and more efficient than GPUs.<sup>9</sup> A scalable physics-inspired hardware accelerator (also called Ising-machine), that surpasses the power of existing standard digital computers, could have a large influence on practical applications for a variety of optimization problems.<sup>10</sup>

Such physics-inspired hardware accelerator offer, due to their special calculation method, potential for efficient processing of computationally intensive tasks. Specifically, the acceleration in contrast to digital computers is achieved by calculating the computationally intense tasks with analog signals. On top of that the implementation on dedicated hardware offers the possibility to exploit the parallelization of digital hardware accelerators and analog computation.<sup>11</sup>

---

<sup>4</sup>Vgl. Luccioni/Jernite/Strubell 2023, p. 1

<sup>5</sup>Vgl. Dario Amodei/Danny Hernandez 2024, p. 1

<sup>6</sup>Vgl. Hintemann/Hinterholzer 2022, p. 1

<sup>7</sup>Vgl. Wittpahl 2019, p. 39

<sup>8</sup>Vgl. Luccioni/Jernite/Strubell 2023, p. 5

<sup>9</sup>Vgl. Mohseni/McMahon/Byrnes 2022a, p. 1

<sup>10</sup>Vgl. Mohseni/McMahon/Byrnes 2022a, p. 1

<sup>11</sup>Vgl. Mohseni/McMahon/Byrnes 2022a, p. 4

Interesting enough, despite their different applications, the energy function of the hardware accelerator that is used in Ising-machines shows big parallels to those used in Boltzmann Maschine (BM), therefore it can be suggested that Ising-machines could work well for AI.<sup>12</sup> Ising-machines strive to minimize their energy, which is defined by the pairwise interaction of binary variables (Spins).<sup>13</sup> In contrast, BMs are energy-based neuronal networks that are used for classification tasks by allocating a scalar energy for each configuration of variables. Minimizing the total network energy is therefore equal with the solution of a optimization problem.<sup>14</sup> Current problems with BMs are the high complexity and high requirements for the all-to-all communication between the processing units, which causes the implementation on conventional digital computers to be inefficient, but also an inherently slow convergence in certain processes such as simulated annealing.<sup>15</sup> These challenges complicate the training and the usage of BMs, especially for large data volumes and complex optimization tasks.<sup>16</sup> Nevertheless the similarities of both models implicate, that Ising-machines could be able to execute this specific AI-model with higher energy efficiency and with higher computing speed. Currently there are only few concepts that exist on how to achieve a implementation of a BM within on a Ising-machine. The paper of the authors Mahdi, Nazm, Bojnordi and Ipek is a promising approach, However it could not be shown how a implementation on a real accelerator chip could function.

With the given background, the following central research question for this thesis arises:

1. Can Boltzmann Machines be efficiently implemented on physics-inspired Hardware accelerators by analog noise injection?
  - What is the accuracy of the AI-model on the hardware accelerator?
    - Metric: Prediction accuracy and negative Likelihood
  - Comparison between other hardware accelerators, FPGA, GPU, or CPU within the literature in terms of energy efficiency and computing speed.
    - Metrics: Throughput (Samples/Sec), Energy usage (Energy/Operation)

It is therefore necessary to test whether this generative AI model is compatible with Ising machines and whether this solution is efficient or not.

## 1.3 Objective

The primary objective of this bachelor thesis is the research and extension of a existing physics-inspired hardware accelerator (Ising machine) for the implementation and evaluation of BMs as an energy based AI-model. The aim is to answer the posed research question. In addition to

---

<sup>12</sup>Vgl. Cai/Kumar, Suhas/Van Vaerenbergh/Liu, R., et al. 2019, p. 10

<sup>13</sup>Vgl. Wang, T./Roychowdhury 2017, p. 1

<sup>14</sup>Vgl. Nazm Bojnordi/Ipek 2016, p. 2

<sup>15</sup>Vgl. Nazm Bojnordi/Ipek 2016, p. 1

<sup>16</sup>Vgl. Nazm Bojnordi/Ipek 2016, p. 2



that, it would be beneficial if rules for the influence of hyperparameters could be established since there is no data available for this new method.

To initially accomplish this objective it is necessary to establish a simulator pipeline to the hardware accelerator that translates BM on top of it. The simulator pipeline consists of an existing machine learning library and an existing hardware accelerator that are connected to each other. With the simulator pipeline it needs to be shown that it is possible for the hardware accelerator to realize BMs.

Within the simulator pipeline, the activation probabilities of individual neurons are measured on the simulated hardware. If this process proves successful, it is then expanded to simulate a complete neuronal network. The final step is that the hardware accelerator can be used for training and inference and is comparable to conventional machine learning libraries. This phase includes a careful adjustment and possibly extension of the existing accelerator to be compliant with the specific requirements of BMs.

If the simulator pipeline can be validated a workload consisting of a standard data set to recognize handwritten digits will be tested. The prediction accuracy, throughput (samples/sec) and the energy consumption (energy/operation) of the Boltzmann machines on the Ising hardware accelerator will be investigated as metrics in order to thereby answer the second part of the posed research questions.

## 1.4 Research method

Design Science Research

1. **Problemorientierung:** DSR fokussiert auf die Lösung praktischer Probleme, wie die Forschung zur Steigerung der Effizienz und Rechengeschwindigkeit in KI-Modellen.
2. **Artefakt Entwicklung:** Zentral in DSR ist die Entwicklung innovativer Artefakte. Die Arbeit zielt darauf ab, ein solches Artefakt in Form des physikinspirierten Hardwarebeschleunigers weiterzuentwickeln und für KI-Modelle einzusetzen.
3. **Iterative Evaluation:** Durch die iterative Vorgehensweise in DSR kann die Ausarbeitung der Lösung fortlaufend verbessert und angepasst werden, was für die Entwicklung und Optimierung von KI-Systemen entscheidend ist (ebenfalls das Konzept).
4. **Beitrag zur Wissensbasis und Praxisrelevanz:** DSR unterstützt die Generierung neuer Erkenntnisse und stellt sicher, dass Forschungsergebnisse sowohl theoretisch fundiert als auch praktisch anwendbar sind, was mit den Zielen Ihres Projekts im Einklang steht. Untermethodik könnte hierbei eine Simulation sein. Variabel, je nach Verlauf der Forschung.

## **1.5 Aufbau der Arbeit**

## 2 Aktueller Stand der Forschung und Praxis

### 2.1 Ressourcenverbrauch bei KI-Modellen

#### 2.1.1 Ressourcenverbrauch bei KI-Modellen

substantial challenges in high consumption of computational, memory, energy, and financial resources, especially in environments with limited resource capabilities<sup>17</sup>

**Nachhaltigkeit**

**Stromverbrauch**

**Rechenleistung begrenzt, KI-Modelle wachsen schneller als verfügbare Leistung**

### 2.2 Neural Networks - Boltzmann Machines

Over the past few years, the emergence of artificial neural networks has transformed the field of computer vision and extended its influence to other areas. These include natural language processing, game strategy development and execution (with examples in playing Atari and Go), and optimization of navigation tasks, such as determining the most efficient routes on maps.<sup>18</sup> Therefore, it is fair to say that neural networks are part of various important applications.<sup>19</sup> Particularly in the last two years, artificial intelligence has also garnered widespread interest from the public, especially regarding chatbots like ChatGPT and Google Bard.<sup>20</sup> An important feature of a neural network-based system that are inspired by our brain, is that they can learn and adapt to data.<sup>21</sup>

Internally, neural networks are computational models that consist of many simple processing units, called neurons that work together in parallel often structured within interconnected layers.<sup>22</sup> They consist out of a network architecture, which describes the layout and how the neurons are wired. Secondly, they have a optimization function which specifies the goals persued in the learning process.<sup>23</sup> Lastly, there is a training algorithm that varies all of the hyperparameters,

---

<sup>17</sup>cf. Bai et al. 2024, pp. 1–2

<sup>18</sup>cf. Cichy/Kaiser 2019, p. 305

<sup>19</sup>cf. Gawlikowski et al. 2023, p. 1513

<sup>20</sup>cf. Singh/Kumar, Shubham/Mehra 2023, pp. 1–2

<sup>21</sup>cf. Cichy/Kaiser 2019, p. 305

<sup>22</sup>cf. Cichy/Kaiser 2019, p. 305

<sup>23</sup>cf. Durstewitz/Koppe/Meyer-Lindenberg 2019, p. 1583

like connection strengths between neurons, training iterations, the learning rate, etc..<sup>24</sup> The following figure 1 shows a typical neural network that consists out of a input layer, a hidden layer and an output layer with dots representing the neurons within the network.




Fig. 1: figure of a neural network

Although, when these interconnected layers are stacked on top of each other, so multiple hidden layers are stacked on top of each other, the network is called deep.<sup>25</sup> In general, deep learning methods can be seen as subset of machine learning methods and are today's fundament of artificial intelligence allowing to solve more complex tasks.<sup>26</sup> Deep Neural Networks (DNN)s are constantly growing and currently have around 1200 interconnected layers that equal to more than 16 million neurons inside a network .<sup>27</sup> An example of a deep neural network is presented in figure 2 which shows the stacked layers in the middle of the network.




Fig. 2: figure of a neural network

Some examples for regression tasks within a DNN in the field of acomputer vision include object detection, medical image registration, head- and body-pose estimation, age estimation and visual

<sup>24</sup>cf. Durstewitz/Koppe/Meyer-Lindenberg 2019, p. 1583

<sup>25</sup>cf. Cichy/Kaiser 2019, p. 305

<sup>26</sup>cf. Durstewitz/Koppe/Meyer-Lindenberg 2019, p. 1583

<sup>27</sup>cf. Mall et al. 2023, p. 2

tracking.<sup>28</sup> Nowadays, verly large neural networks with millions of parameters can be created due to the research achievements made in the field of neural networks and deep learning leading to highly performing models.<sup>29</sup> Nonetheless, such models often have a negative effect on the environment in terms of unnecessary energy consumption and a limitation to their deployment on low-resource devices because they are excessively oversized and redundant.<sup>30</sup>

### 2.2.1 Energy-based models

An Energy Based Model (EBM) is a type of neural network that has special characteristics. One characteristic is that an EBM is a statistical model.<sup>31</sup> This probabilistic approach willingly uses uncertainty into the model calculations to draw the models inputs randomly from its underlying distribution.<sup>32</sup> This is done because the conventional deterministic method of backpropagation is known to potentially convert to local minimas, and requires long computation time.<sup>33</sup> As a result with conventional backpropagation more frequently incorrect classification would take place. The second characteristic is that an EBM is determined by an energy function that needs to be minimized in order to find the solution of the optimization problem.<sup>34</sup> Since 1982, those statistical neural network models have been continuously emerging in the machine learning field when J.J. Hopfield introduced the Hopfield Network.<sup>35</sup> Current developments include their use in reinforcement learning, potential replacements for discriminators in generative adversarial networks and for quantum EBMs.<sup>36</sup> In addition to that, Open AI showed that EBMs are useful models across a wide variety of tasks like achieving state-of-the-art out-of-distribution classification and continual online class learning to name a few.<sup>37</sup> The underlying idea behind EBMs is to establish a probabilistic physical system that is able to learn and memorize patterns but most importantly generalize it.<sup>38</sup> Especially, it involes learning an energy function  $E_{\theta}(x) \in \mathbb{R}$ , with  $x$  representing the configuration of the network, and assigning the low energy to observed data  $x_i$  and high energy to other values  $x$ .<sup>39</sup>

---

<sup>28</sup>cf. Gustafsson et al. 2020, pp. 325–326

<sup>29</sup>cf. Marinó et al. 2023, p. 152

<sup>30</sup>cf. Marinó et al. 2023, p. 152

<sup>31</sup>cf. Huembeli et al. 2022, p. 2

<sup>32</sup>cf. Uusitalo et al. 2015, pp. 25–27

<sup>33</sup>cf. Specht 1990, p. 109

<sup>34</sup>cf. Huembeli et al. 2022, p. 2; cf. Ranzato, a. et al. 2006, p. 1

<sup>35</sup>cf. Hopfield 1982

<sup>36</sup>cf. Verdon et al. 2019, p. 1; cf. Du/Lin/Mordatch 2021, p. 1

<sup>37</sup>cf. Du/Mordatch 2020, pp. 1–2

<sup>38</sup>cf. Huembeli et al. 2022, p. 2

<sup>39</sup>cf. Gustafsson et al. 2020, p. 330




Fig. 3: Figure of a simplified energy landscape

In this figure 1 a simplified energy landscape is shown where the local minima corresponds to states that encode an MNIST digit.<sup>40</sup> It is visible that observed data settles in the local minimum of the energy landscape, in this case a clear 0. On the other hand close to the local maxima of the energy landscape the 0 is only barely recognizable and therefore got a higher energy value assigned to it. The assumption of the underlying distribution function  $P(x)$  represents the probability distribution over the input data  $x$ , indicating how likely different configurations of  $x$  are under the models learned patterns:

$$P(x) = \frac{1}{Z} \exp\left(-\frac{E(x)}{T}\right), \quad (2.1)$$

where  $Z$  is the partition function to ensure that the density function normalizes to a total probability of 1 and  $T$  is interpreted as the temperature.<sup>41</sup> The partition function  $Z$  used in 2.1 is given by summing over all possible pairs of visible and hidden vectors<sup>42</sup>:

$$Z = \sum_x \exp\left(-\frac{E(x)}{T}\right) \quad (2.2)$$

The aim of the training in an EBM is to match the true probability distribution  $P_{\text{data}}$  as closely as possible with the internal probability distribution  $P_{\text{model}}$  learned by the model. What this means is that the specific aim is to adjust its parameters such that  $P_{\text{model}}$  becomes as close to  $P_{\text{data}}$  as possible, which shows the model has learned the distribution of the real world data. A practical method to achieve this goal is to use the KL divergence. KL divergence is a mathematical measure that helps to measure how close the predictions are by comparing the model's learned distribution to the true distribution of the data:

$$G = \sum_x P_{\text{data}}(x) \ln\left(\frac{P_{\text{data}}(x)}{P_{\text{model}}(x)}\right) \quad (2.3)$$

Here,  $P_{\text{data}}$  is the probability distribution when the network receives a specific data input from the environment, while  $P_{\text{model}}$  represents the internal network running freely, also referred to as

---

<sup>40</sup>cf. Huembeli et al. 2022, p. 6

<sup>41</sup>cf. Huembeli et al. 2022, pp. 2–3

<sup>42</sup>cf. Hinton, G. E. 2012b, p. 4

“dreaming”.<sup>43</sup> In the training process the asymmetric divergence  $G$  needs to be minimized and therefore the probabilities of the model converge close to the ones in reality. To optimise the KL divergence the energy is adjusted, whereby data is assigned to low energy states (according to 2.1) and the training data receives high energy and therefore low probabilities.<sup>44</sup>

NACH UNTEN As a side note it is worth mentioning that using the maximum likelihood estimator for  $Z$  is intractable due to the requirement of summing over all possible states, which leads to an exponential increase in the number of states for larger systems.<sup>45</sup>

## 2.2.2 concept of Boltzmann Machines

A BM is a type of symmetrical EBM consisting of binary neurons  $\{0, 1\}$ .<sup>46</sup> The neurons of the network can be split into two functional groups, a set of visible neurons and a set of hidden neurons.<sup>47</sup> Therefore, the BM is a two-layer model with a visible layer (“v”) and a hidden layer (“h”).<sup>48</sup> The visible layer is the interface between the network and the environment. It receives data inputs during training and sets the state of a neuron to either  $\{0, 1\}$  which represents activated or not activated. On the other hand, the hidden units are not connected to the environment and can be used to explain underlying constraints in the internal model of input vectors and they cannot be represented by pairwise constraints.<sup>49</sup> The connection between the individual neurons is referred to as bidirectional, as each neuron communicates with each other in both directions.<sup>50</sup> As early as 1985, one of the founding fathers of artificial intelligence, Geoffrey Hinton, was aware that an BM is able to learn its underlying features by looking at data from a domain and developing a generative internal model.<sup>51</sup>

Most machine learning models can be categorized in either generative or discriminative models. Both are strategies to estimate a probability that an specific object can be assigned to a category.<sup>52</sup> Discriminative models estimate the probability distribution based on category labels that are given to specific objects.<sup>53</sup> On the other hand, a generative model differ as follows. They generate a probabilistic model of the underlying probability distribution for each category, which is assumed as the basis of the data, and in a following step they use Baye’s rule to identify which category is very likely to have established the object.<sup>54</sup> An real world example would be the following: to predict if a movie will be a hit, you could analyze past box office successes to model characteristics shared by hits (generative approach), or assess immediate audience reactions to

---

<sup>43</sup>cf. Ackley/Hinton, G. E./Sejnowski, T. J. 1985, pp. 154–155

<sup>44</sup>cf. Zhai et al. 2016, pp. 2–3

<sup>45</sup>cf. Zhai et al. 2016, pp. 2–3

<sup>46</sup>cf. Amari/Kurata/Nagaoka 1992, p. 260

<sup>47</sup>cf. Ackley/Hinton, G. E./Sejnowski, T. J. 1985, p. 154

<sup>48</sup>cf. Salakhutdinov/Hinton, G. 2009, p. 448

<sup>49</sup>cf. Ackley/Hinton, G. E./Sejnowski, T. J. 1985, p. 154

<sup>50</sup>cf. Ackley/Hinton, G. E./Sejnowski, T. J. 1985, p. 149

<sup>51</sup>cf. Ackley/Hinton, G. E./Sejnowski, T. J. 1985, p. 148

<sup>52</sup>cf. Hsu/Griffiths 2010, p. 1

<sup>53</sup>cf. Gm et al. 2020, p. 2

<sup>54</sup>cf. Hsu/Griffiths 2010, p. 1

movie trailers and reviews to predict success without modeling historical data (discriminative approach). Therefore it can be said that BMs and EBMs are generative models. In the following figure 4, a general BM is depicted, where the upper layer embodies a vector of stochastic binary 'hidden' features, while the lower layer embodies a vector of stochastic binary 'visible' variables.<sup>55</sup>




Fig. 4: figure of a general Boltzmann Machine

The model contains a set of visible units  $v \in \{0, 1\}$ , and a set of hidden units  $h \in \{0, 1\}$  (see Fig. 1). The energy function of the BM with the states  $\{v, h\}$  is defined as:

$$E(v, h; \theta) = -\frac{1}{2}v^T L v - \frac{1}{2}h^T J h - v^T W h, \quad (2.4)$$

where  $\theta = \{W, L, J\}$  are the model parameters.<sup>56</sup>  $W, L, J$  represent visible-to-hidden, visible-to-visible and hidden-to-hidden weights. In BM each neurons works towards minimizing the global energy by entering a particular neuron configuration representing a input to the machine and the system will find the minimum energy configuration that is compatible with the given input.<sup>57</sup> A simple method to find a local energy minimum involves to switch into whichever of the two states (on or off) of a neuron result in a lower energy given the current state of the other neurons.<sup>58</sup> Integrating the function 2.4 into the earlier introduced KL-divergence 2.2 and doing gradient descent a learning rule to update the weights and biases appears.<sup>59</sup> The gradient descent algorithm is commonly used in machine learning and is an iterative technique that adjusts the model parameters (weights and biases).<sup>60</sup> It progressively acquires the gradient of the energy function, methodically advancing towards the optimal solution and ultimately achieves the minimum loss function along with adjusted parameters.<sup>61</sup> Consequently, this leads to the specific learning rule<sup>62</sup>:

$$\Delta w_{ij} = \epsilon(\langle v_i h_j \rangle_{\text{data}} - \langle v_i h_j \rangle_{\text{model}}) \quad (2.5)$$

---

<sup>55</sup>cf. Salakhutdinov/Hinton, G. 2009, p. 449

<sup>56</sup>cf. Salakhutdinov/Hinton, G. 2009, p. 448

<sup>57</sup>cf. Ackley/Hinton, G. E./Sejnowski, T. J. 1985, p. 150

<sup>58</sup>cf. Fahlman/Hinton, G./Sejnowski, T. 1983, p. 110

<sup>59</sup>cf. Hinton, G. E. 2012b, p. 5

<sup>60</sup>cf. Wang, X./Yan/Zhang, Q. 2021, p. 11

<sup>61</sup>cf. Wang, X./Yan/Zhang, Q. 2021, p. 11

<sup>62</sup>cf. Hinton, G. E. 2012b, p. 5



The network can now update the weights “W” that exist between the neurons through the training rule based on the observations that served as input.<sup>63</sup> In this case, the square brackets represent expected values, as the training is based on the activation probability. In addition to that, the step sizes of updates to the weights are influenced by the learning rate  $\epsilon$  within the iterative training process.

Performing exact training in this model is intractable because exact computation of the data predictions and the model predictions takes a time that is exponential in the number of hidden units.<sup>64</sup> When the number of hidden units is large compared to the number of visible units it is impossible to achieve a perfect model because of the totally connected network and the resulting  $2^n$  possibilities.<sup>65</sup> Hereby,  $n$  represents the number of neurons in the network with each neuron being in one of the two states, the total sum of possibilities are  $2^n$ . This leads back to the briefly mentioned constraint of equation 2.3, that is needed to calculate an activation probability of a neuron, which is required to update a weight in the training process shown in 2.5.

A specific example to demonstrate why it is intractable to calculate an activation of a BM is the following. A fictional BM has 80 visible nodes and 120 hidden nodes and therefore the possibilities of states of neurons are  $2^{200}$ , which is  $1.61 \times 10^{60}$ . To put this into perspective, the total atoms that exist on earth are only estimated to be around  $1.33 \times 10^{50}$ .<sup>66</sup> That means even if it would be possible to store one information per atom it would just not be enough.

As a result, instead of directly trying to train the model sampling methods are used that are able to estimate these activation probabilities. This enables the training of BMs and RBMs.

### 2.2.3 Restricted Boltzmann Machines

As a simplification of the training problem Hinton and Sejnowski proposed Gibbs sampling as an algorithm to approximate both expectations.<sup>67</sup> Furthermore, the intralayer connections of the model got removed and the result is the so called RBM. To transform an BM into a RBM the diagonal elements  $L$  and  $J$  introduced earlier, are set to 0 and as a result the well-known model of a RBM establishes shown in fig.5.<sup>68</sup>

---

<sup>63</sup>cf. Barra et al. 2012, pp. 1–2

<sup>64</sup>cf. Salakhutdinov/Hinton, G. 2009, p. 449

<sup>65</sup>cf. Ackley/Hinton, G. E./Sejnowski, T. J. 1985, p. 154

<sup>66</sup>cf. Helmenstine 2022, p. 478–480; cf. Schlamming 2014, p. 1

<sup>67</sup>cf. Ackley/Hinton, G. E./Sejnowski, T. J. 1985, pp. 158–165

<sup>68</sup>cf. Salakhutdinov/Hinton, G. 2009, p. 449




Fig. 5: Figure of a RBM

What can be recognized that no more visible-to-visible and hidden-to-hidden connections can be found in the model. The configuration of the visible and hidden units  $(v, h)$  therefore has also an updated energy function (Hopfield, 1982) given by:

$$E(v, h) = - \sum_{i \in \text{visible}} a_i v_i - \sum_{j \in \text{hidden}} b_j h_j - \sum_{i,j} v_i h_j w_{ij}, \quad (2.6)$$

where  $v_i, h_j$  are the binary states of a visible unit  $i$  and hidden unit  $j$ ,  $a_i$  and  $b_j$  are their biases and  $w_{ij}$  is the weight between them.<sup>69</sup> Despite, compared to the fully connected BM, the RBM is less complex but the advantages of training surpasses the loss in expressivity possibilities.<sup>70</sup> The RBM has recently been drawing attention in the machine learning community because of its adaption and extension for various tasks such as representational learning, document modeling, image recognition and for serving as foundational components for deep networks including Deep Boltzmann Machines, Deep Belief Networks and hybrid models with CNNs.<sup>71</sup>

### Training of RBMs

The training of RBMs can be established with the use of sampling methods that estimate the activation probabilities, which are needed to update the weights. There are currently two methods that can be chosen from: contrastive divergence and the Metropolis-Hastings algorithm. The goal of the techniques is to create a sequence of correlated steps from a random walk that, after enough iterations, makes it possible to sample a desired target probability distribution.<sup>72</sup> In the following part both methods will be explained in depth. Especially, they are interesting since they serve as baselines to compare against the new sampling method of a hopfield network that is to be achieved in the practical part of the thesis.

---

<sup>69</sup>cf. Hinton, G. E. 2012a, pp. 3–4

<sup>70</sup>cf. Huembeli et al. 2022, p. 4

<sup>71</sup>cf. Zhang, N. et al. 2018, p. 1186

<sup>72</sup>cf. Patrón et al. 2024, p. 1

**Contrastive Divergence:** Contrastive divergence is a special Gibbs Sampling training method developed by Geoffrey Hinton for the efficient training of RBMs.<sup>73</sup> In traditional, Gibbs sampling would have to generate a long chain of samples, until independent samples are obtained from the observed data distribution of the model.<sup>74</sup> The samples are needed for each iteration of the gradient ascent on the log-likelihood resulting in large computational costs.<sup>75</sup> To solve this issue contrastive divergence minimizes an approximation of the Kullback-Leibler divergence between the empirical distribution of the training data and the distribution generated by the model.<sup>76</sup> They way to achieve this is by initializing the Markov chain with the samples from the data distributon.<sup>77</sup> The outcome has been shown to heavily decrease the training time while only adding a small bias.<sup>78</sup> This allows to calculate the probabilities of equation 2.5. This entails initializing the visible units using an actual data input, such as an MNIST sample, and then commencing the subsequent steps with the hidden states. Often the process can be stopped after only sampling a very small number of steps.<sup>79</sup>

### 1. Forward Pass (positive phase)

During the forward pass using the Gibbs Sampling method, the visible units are set to a completely random state. Next up the hidden units are computed. The computation of the hidden units involves calculating their activation probabilities and performing an actual sampling with their calculated activation probabilities. With the RBM it is now easy to get an analytical calculated sample of  $(\mathbf{v}_i \mathbf{h}_j)_{data}$ .<sup>80</sup> Given an input data out of the training images,  $v$ , the binary state,  $j$ , of each hidden unit,  $h_j$ , is set to 1 with following probability:

$$p(h_j = 1|\mathbf{v}) = \sigma(b_j + \sum_i v_i w_{ij}), \quad (2.7)$$

where  $\sigma(x)$  is the logistic sigmoid function with an unbiased sample. The sigmoid function is defined as  $\sigma(x) = \frac{1}{1+\exp(-x)}$  and is needed because it is the underlying activation function of each neuron. A visual representation is shown in figure 6:

---

<sup>73</sup>cf. Hinton, G. E. 2012b, pp. 4–5

<sup>74</sup>cf. Huembeli et al. 2022, pp. 5–6

<sup>75</sup>cf. Upadhyaya/Sastry 2019, pp. 7–8

<sup>76</sup>cf. Mocanu et al. 2016, p. 246

<sup>77</sup>cf. Upadhyaya/Sastry 2019, pp. 7–8

<sup>78</sup>cf. Larochelle/Bengio 2008, p. 537

<sup>79</sup>cf. Larochelle/Mandel, et al. 2012, p. 646

<sup>80</sup>cf. Hinton, G. E. 2012b, p. 5




Fig. 6: Figure of a logistic sigmoid function RBM

The result is a set of probabilities that reflect how likely it is for each hidden unit to be on, which stands for 1, or, which stands for 0, given the input data.<sup>81</sup> The sampling part of the positive phase uses the just calculated activation probability of each hidden unit and performs a random experiment with it. That random experiment generates a uniform random number between 1 and 0 and if the random number is greater than the just calculated activation probability the hidden unit is set to activated. Afterwards, the hidden unit is either activated or not activated and the training process continues with the new state of the hidden units.

## 2. Reconstruction (negative phase)

In this phase, the sampled hidden states are used to reconstruct the visible units. This is essentially a prediction of the input, which is how the model sees the input based on the just updated hidden units and is calculated with following probability:<sup>82</sup>

$$p(v_i = 1|\mathbf{h}) = \sigma(a_i + \sum_j h_j w_{ij}) \quad (2.8)$$

The sampling part of the negative phase uses the just calculated activation probability of each visible unit and performs a random experiment, like in the positive phase. Now, the result is a prediction of the input in the visible nodes. Afterwards, a half forward pass is made to calculate the activation probability of a hidden unit again based on the activated or not activated visible units.

## 3. Updating the weights

Now, all the requirements to update the weights are satisfied and can be used within the equation 2.5. The delta that results is summed to the current weight and the internal model gets closer to predicting the observed data. In total, one training iteration consists out of 1 Forward Pass, 1 Reconstruction and 0.5 Forward Pass again is accomplished. Repeating this training steps  $N$

---

<sup>81</sup>cf. Huembeli et al. 2022, p. 6

<sup>82</sup>cf. Hinton, G. E. 2012b, p. 6

times for a suitable chosen  $N$  the model learns better, since more steps of alternating Gibbs sampling were performed.<sup>83</sup>

**Metropolis-Hastings:** The Metropolis-Hastings algorithm, often only called Metropolis algorithm, is a technique out of Markov chain Monte Carlo (MCMC) class techniques.<sup>84</sup> The Metropolis-Hastings method was invented by Metropolis et al. in 1953 when they noticed, that for an intractable distribution with too many states it can be seen as a limiting distribution of Markov chains.<sup>85</sup> The intractable distribution to handle with the Metropolis-Hastings technique in the case of RBMs is equation 2.3. An Interpretation of the method can be expressed as: "A visitor to a museum that is forced by a general blackout to watch a painting with a small torch. Due to the narrow beam of the torch, the person cannot get a global view of the painting but can proceed along this painting until all parts have been seen."<sup>86</sup> The version already adjusted for RBMs incorporates the following functionality of the Metropolis technique:

First, select a random or given configuration  $x_{old}$  of a RBM that holds the states of all visible and hidden neurons.<sup>87</sup> Secondly, the energy of the configuration, noted as  $E_{old}$ , must be calculated using Equation 2.6, as previously introduced. Subsequently, this energy value is stored. Thirdly, the configuration gets updated by picking one random neuron and changing the state of it from 0 to 1 or vice versa.<sup>88</sup> This new configuration is stored as  $x_{new}$ . Following that the energy of the new configuration  $E_{new}$  is calculated and stored. Now the two energy values are compared and if  $E_{new} \leq E_{old}$  the new configuration will be accepted and  $x_{old} = x_{new}$ .<sup>89</sup> If  $E_{new} > E_{old}$  then there are some extra steps to be followed:

The flip probability is calculated as  $p = \exp\left(-\frac{E_{new}-E_{old}}{kT}\right)$ .  $KT$  is interpreted as the temperature in the network and with higher temperature it increases the activation probability leading to an faster exploration through the landscape but with less details.<sup>90</sup> For RBMs  $KT$  is assumed to be 1.<sup>91</sup> In the following figure 7 the resulting probability function is shown.

---

<sup>83</sup>cf. Huembeli et al. 2022, p. 6

<sup>84</sup>cf. Patrón et al. 2024, p. 1

<sup>85</sup>cf. Metropolis et al. 1953, pp. 1087–1092

<sup>86</sup>cf. Robert 2016, p. 2

<sup>87</sup>cf. Beichl/Sullivan 2000, p. 65

<sup>88</sup>cf. Rosenthal 2009, p. 1

<sup>89</sup>cf. Patrón et al. 2024, pp. 1–2

<sup>90</sup>cf. Li et al. 2016, pp. 1–9

<sup>91</sup>cf. Hinton, G. 2014, p. 3




Fig. 7: Flip Probability Function in Metropolis-Hastings Algorithm

In the next step a uniform random number  $r$  between 0 and 1 is generated. After generating  $r$  the configuration will be accepted if  $r \leq p$  (i.e.,  $x_{\text{old}} = x_{\text{new}}$ ).<sup>92</sup> Otherwise, a rejection takes place if  $r > p$  (i.e.,  $x_{\text{old}} = x_{\text{old}}$ ).

Finally, the configuration  $x_{\text{old}}$  can be stored and the process repeats beginning from step 2 on.<sup>93</sup> After repeating enough times the activation probability for each neuron can be calculated by summing over all samples ( $x_1 + x_2 + x_3 + \dots$ ) and the result is divided by the total number of samples.

#### 2.2.4 Current Problems with BMs and RBMs

One general problem that occurs in the learning process of a BM is that it is both time-consuming and difficult.<sup>94</sup> This is because sampling from an undirected graphical model is not straightforward and therefore RBMs make use of MCMC proposed methods like Contrastive Divergence and Metropolis Hastings.<sup>95</sup> In addition to that, the selection of hyperparameters can be difficult since for the training of a practical model a large hyper-parameter space needs to be explored.<sup>96</sup> Hyperparameters are: the learning rate, size of the hidden layer, number of training iterations iteration count per bias (sampling step size), initializing the weight sizes in the beginning but also the method for calculating activation probabilities (Contrastive Divergence, Metropolis Hastings, etc.). As a result, establishing a RBM with perfect hyperparameters is time consuming and can be seen as art. Furthermore, training can become unstable and predictions become inaccurate

<sup>92</sup>cf. Patrón et al. 2024, pp. 2–3

<sup>93</sup>cf. Patrón et al. 2024, p. 17

<sup>94</sup>cf. Fischer/Igel 2012, pp. 1–2

<sup>95</sup>cf. Fischer/Igel 2012, p. 2

<sup>96</sup>cf. Larochelle/Bengio 2008, p. 536

due to an incompatible selected temperature.<sup>97</sup> A lower temperature reduces the system's possibility to explore the energy landscape thoroughly, leading to the false selection of local minima instead of finding the global minimum. Vice versa a too high temperature can cause that the energy landscape is not explored enough and has gaps between it missing some minima or skipping the global maxima. Luckily, the temperature for RBMs is expected to be 1 and only for specific use cases it makes sense to adjust internal temperature.

To accelerate the training process of a RBM, it is crucial to address the most computationally demanding aspect: the matrix-vector multiplication involved in the sampling process. A possibility of achieving this is using dedicated hardware, so called hardware accelerators for this problem. They are designed to tackle a specific task very efficiently, like matrix vector multiplications, which are widely used within most of the neural networks.<sup>98</sup> That is the reason why they are significant for the acceleration of this thesis and an interesting technology to look at.

## 2.3 Hardware accelerators

### 2.3.1 Current approaches in the field of AI and other solutions

Since Neural Networks and DNNs are growing their parameters at rapid rates they constantly achieve better and better results and are able to solve even more complex tasks.<sup>99</sup> This upcoming trend of growing network sizes exponentially also brings a dark side with it: An excessive increase in computational effort and memory size.<sup>100</sup> As a result Central Processing Unit (CPU)s can barely satisfy the required performance and specialized hardware accelerators are used to increase the performance of these Neural Networks.<sup>101</sup> In addition to that for many use cases, like autonomous driving, there are high energy, latency, and runtime predictability constraints CPUs are not able to meet.<sup>102</sup>

The concept of developing hardware accelerators is not new. However, their limited adoption and the fast obsolescence of even the most outstanding accelerators have made the investment in them uneconomical compared to general-purpose processors that surpassed them.<sup>103</sup> At present, however they are seen as promising driving force of computer architecture since they are the optimal solution to satisfy the growing computation-hungry demands of businesses, especially within machine learning workloads.<sup>104</sup> An hardware accelerator can be defined as "a separate architectural substructure that is architected using a different set of objectives than the base processor, where these objectives are derived from the needs of a special class of applications".<sup>105</sup> Broken

---

<sup>97</sup>cf. Huembeli et al. 2022, pp. 3–4

<sup>98</sup>cf. Lehnert et al. 2023, pp. 3881–3882

<sup>99</sup>cf. Baischer/Wess/TaheriNejad 2021, p. 1

<sup>100</sup>cf. Baischer/Wess/TaheriNejad 2021, pp. 1–2

<sup>101</sup>cf. Zhou et al. 2022, p. 1-2; cf. Baischer/Wess/TaheriNejad 2021, p. 2

<sup>102</sup>cf. Ahmad/Pasha 2020, p. 2692

<sup>103</sup>cf. Peccerillo et al. 2022, p. 2

<sup>104</sup>cf. Peccerillo et al. 2022, pp. 2–3

<sup>105</sup>cf. Peccerillo et al. 2022, p. 2

down, they are specialized hardware, expertly optimized for the unique demands of certain application categories, freeing them from the restrictions usually placed on general-purpose processors. Moreover, a hardware accelerator doesn't replace the conventional processor, which is still used for the operating system, it rather enables specific workloads to be executed on it very efficiently.<sup>106</sup> There are different approaches such as Graphics Processing Unit (GPU)s, Application Specific Integrated Circuit (ASIC)s, Field Programmable Gate Array (FPGA)s, but also new approaches like Quantum Computations or Photonic matrix multiplication are researched.<sup>107</sup> All of these methods have different use cases and get more and more application specific. The list of the sequence, sorted by application-unspecific to specific for established approaches looks the following:

$$\text{CPU} \xrightarrow{\text{less flexible}} \text{GPU} \xrightarrow{\text{specialized}} \text{FPGA} \xrightarrow{\text{more customized}} \text{ASIC}$$

Currently the approaches can be segmented into three categories: **Firstly**, the design of data-driven digital circuits. It consists the shift from general-purpose GPUs to specialized dataflow architectures like systolic arrays, which are used in Google's Tensor Processing Units (TPUs). These architectures are noted for their efficiency in performing deep learning operations by reducing control hardware and keeping data movement local.<sup>108</sup> **Secondly**, network structure optimizations. Hereby modifications to the neural networks themselves are made to improve hardware efficiency. One method is quantization, which simplifies arithmetic operations and reduces memory needs by using fixed-point representations of data and weights instead of using for example 32-bit floating points. The other one is pruning, which involves setting certain weights to zero to reduce the complexity of operations.<sup>109</sup> **Thirdly**, technology-driven designs. Current research into using novel circuitry and memory cells include memristive memory cells and silicon photonics, to further enhance performance and energy efficiency. They work by storing the network weights and calculating the vector multiplications with analog signals with technologies like crossbar arrays. While these technologies promise significant advantages, their practical application is still being explored.<sup>110</sup> The following three accelerator approaches can be categorized into the first category:

### 2.3.2 GPU

The GPU, is by far the most common accelerator in the market with a focus at computational-complex workloads. Also GPUs enabled great achievements in DNNs due to their massive parallelization potential of computations and their high throughputs compared to FPGAs and ASICs.<sup>111</sup> A GPU is a manycore unit that features up to hundreds of multi-processors that consist of in-

---

<sup>106</sup>cf. Peccerillo et al. 2022, pp. 2–3

<sup>107</sup>Zhou et al. 2022, p. 1-2; cf. Baischer/Wess/TaheriNejad 2021, p. 2

<sup>108</sup>cf. Lehnert et al. 2023, p. 3883

<sup>109</sup>cf. Lehnert et al. 2023, p. 3883

<sup>110</sup>cf. Lehnert et al. 2023, p. 3883

<sup>111</sup>cf. Baischer/Wess/TaheriNejad 2021, p. 16



order cores which are able to exploit massive threadlevel parallelism.<sup>112</sup> They excel at performing numerous floating-point arithmetic operations for vector processing on large datasets with high degrees of data-parallelism. In practice this works by breaking down workloads into small tasks that can be processed by the enormous amount of cores in parallel.<sup>113</sup> With development of real-time graphics GPUs became programmable too. The combination of programmability and floating-point performance make them very attractive for machine learning workloads and is the reason for their dominance in the market.<sup>114</sup> On top of that, the widespread adoption of GPUs has led to extensive support across numerous frameworks and high-level APIs commonly used in Machine Learning.<sup>115</sup> Well-known frameworks would be PyTorch or TensorFlow. However, compared to the other two accelerator approaches the GPU is not as flexible and has higher latency and energy consumption.<sup>116</sup>

### 2.3.3 Field programmable gate arrays

In contrast, FPGAs have also demonstrated enormous parallelization capabilities due to their fast digital signal processors and on-chip memory which result in lower energy cost than GPUs.<sup>117</sup> They work by using reconfigurable logic blocks that can be interconnected using routing tracks with configurable switches at the intersections.<sup>118</sup> This combined with the use of many digital signal processors and local storage of data in the hardware enables the development of the exact hardware needed for a workload.<sup>119</sup> As a side note it is worth mentioning that the most energy-consuming task of a workload is the data transfer and not the computation itself. In the context of FPGAs, they use their on-chip memory to reduce the data transfer significantly and therefore achieve a sweet spot between computation speed and energy efficiency.<sup>120</sup> Hence, they are utilized to design a specialized processor tailored for executing specific workloads, like machine learning, effectively.<sup>121</sup> Furthermore, due to their reprogrammable nature they have a lower engineering cost and faster time-to-market compared to ASICs.<sup>122</sup> With FPGAs the implementation time could only be a matter of weeks and also allows to support continuous upgrades and bug fixes even after the deployment which is not possible within ASICs<sup>123</sup> Even though the FPGA possesses all these advantages with their high flexibility, latency and low energy consumption, they are sometimes inferior in throughput compared to a GPU.<sup>124</sup>

---

<sup>112</sup>cf. Peccerillo et al. 2022, p. 2

<sup>113</sup>cf. Hu/Liu, Y./Liu, Z. 2022, p. 101

<sup>114</sup>cf. Dally/Keckler/Kirk 2021, p. 42

<sup>115</sup>cf. Baischer/Wess/TaheriNejad 2021, p. 16

<sup>116</sup>cf. Hu/Liu, Y./Liu, Z. 2022, p. 100

<sup>117</sup>cf. Ahmad/Pasha 2020, p. 2693

<sup>118</sup>cf. Babu/Parthasarathy 2021, p. 144

<sup>119</sup>cf. Baischer/Wess/TaheriNejad 2021, p. 19

<sup>120</sup>cf. Hu/Liu, Y./Liu, Z. 2022, pp. 101–102

<sup>121</sup>cf. Sipola et al. 2022, p. 322

<sup>122</sup>cf. Boutros/Betz 2021, p. 4

<sup>123</sup>cf. Boutros/Betz 2021, p. 4

<sup>124</sup>cf. Hu/Liu, Y./Liu, Z. 2022, p. 100

### 2.3.4 Application specific integrated circuit

ASICs can be distinguished from FPGAs because they are not programmable. In addition to that, they offer the highest degree of customization and are designed to execute a specific application with the utmost efficiency.<sup>125</sup> So the attributes of ASICs are the focus on specific tasks and the strong design freedom. Nowadays, the most common type of ASICs are Tensor Processing Unit (TPU)s because of their matrix vector multiplications abilities that are needed within machine learning. But conventional ASICs work by mapping neurons directly to the hardware.<sup>126</sup> Their design architecture enables them to outperform GPUs and FPGAs in terms of their small size, greater computation speed and high power efficiency.<sup>127</sup> Specifically when compared to corresponding FPGA circuits ASICs are 35x smaller and 4x faster. A more current study could show that this gap is reduced but they still are 9x smaller and also faster.<sup>128</sup>

Nonetheless, developing an ASIC requires expert knowledge in chip design but also within neural networks and takes a lot of time.<sup>129</sup> Out of the three approaches, they provide the most efficient solution, yet it comes at the expense of lacking reconfigurability, no programmability, and incurring high engineering costs.<sup>130</sup> With a sustainability and climate-change aspect in mind, they are the by far the best option since they represent the most power efficient approach with also the best computation speed.

## 2.4 Memristor Hopfield Neural Network

The so called memristor-Hopfield Neural Network (mem-HNN) is a hardware accelerator that uses an emerging approach of combining analog signals and electronical signals to solve complex optimization problems.<sup>131</sup> It can be categorized into the ASIC family of hardware accelerators and its specific purpose is to solve Ising problems. In 1925 Ernst Ising, a german physicist, invented the Ising model which explained the interaction between ferromagnets.<sup>132</sup> This statistical model focuses on the state of a spin  $s_i$  (up and down; +1 and -1) representing their magnetical behaviour. The Ising model calculates the total energy of a system through the following energy function:

$$E(\mathbf{s}) = \sum_i h_i s_i + \sum_{i,j} J_{ij} s_i s_j, \quad s_i = \pm 1, \quad (2.9)$$

where  $i$  is the label of the spins  $s_i$ , with  $h_i$  representing the external magnetic field interacting with each spin, and  $J_{ij}$  is the interaction strength between pairs of spins that are connected

---

<sup>125</sup>cf. Baischer/Wess/TaheriNejad 2021, p. 17

<sup>126</sup>cf. Hu/Liu, Y./Liu, Z. 2022, p. 104

<sup>127</sup>cf. Baischer/Wess/TaheriNejad 2021, p. 17

<sup>128</sup>cf. Boutros/Betz 2021, p. 5

<sup>129</sup>cf. Baischer/Wess/TaheriNejad 2021, p. 17

<sup>130</sup>cf. Peccerillo et al. 2022, p. 4; cf. Hu/Liu, Y./Liu, Z. 2022, p. 100

<sup>131</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Sheng, et al. 2020, p. 410

<sup>132</sup>cf. Ising 1925, pp. 253–258

by an edge  $(ij)$ .<sup>133</sup> Both values  $h_i$  and  $J_{ij}$  are real-valued allowing for a wide range of possible magnetic field intensities and vary in interaction strength.<sup>134</sup> Nowadays, the Ising model is also attractive in other fields to describe the energy of a system and to transform them into an Ising problem.<sup>135</sup> Solving Ising problems is equal to finding the minimum energy state of a system. Hence, in practice transforming optimization problems into Ising problems, the optimal solution is equal to the minima of the Ising energy function. This transformation works by mapping each variable of the problem to Ising spins and designing an Ising model whose ground state represents the solution.<sup>136</sup>

Equivalence between the energy function of a mem-HNN and the energy function of a RBM can be shown here. The energy function of the mem-HNN works by using the binary states of  $+1$  and  $-1$  while the RBM uses  $+1$  and  $0$  but otherwise they are completely equal. To transform the RBM into the binary states of the mem-HNN, its energy function from 2.6 needs to be modified with  $\frac{x+1}{2}$  where  $x$  represents the energy function. The fact, that both energy functions are equal implies that the neural network of a RBM could possibly be trained on this Ising machine. Moreover, other artificial intelligence models could be compatible but currently there are no approaches on how to transform them.

Coming back to the Ising machine itself, the background for the development is the current slow down or failure of Moore's law which causes slow improving computation speed, energy efficiency and computation latency of conventional semiconductor electronic technology.<sup>137</sup> Since the mem-HNN is engineered to solve Ising problems, therefore also called Ising machine, it can tackle various problems that fall under the category of Ising problems.<sup>138</sup> Originally the mem-HNN was experimentally tested by the team of researchers to solve nondeterministic polynomial-time hard, or NP-hard for short, Ising problems directly on the hardware.<sup>139</sup> NP-hard problems are among the toughest problems to solve and have an exponential- or even factorial time to solve ( $2^n$ ,  $n!$ ) with no efficient solution, slow to solve and to verify.<sup>140</sup> Well-known examples would be the salesman problem, the maximum clique problem or the calculation of the partition function of the BM with  $2^n$  possibilities.

In simple terms, this Ising machine is able to efficiently find the global minima of energy functions that are the underlying structure of an Ising problem. The name mem-HNN already indicates that the Ising machine is based on the concept of a Hopfield Network. All this is possible because the update formula of the Hopfield Network is directly implemented on the hardware of the accelerator. A photograph of the physical mem-HNN accelerator (left side) and a microscopic view of it (right side) can be seen in following figure:

---

<sup>133</sup>cf. Tanahashi et al. 2019, p. 2

<sup>134</sup>cf. Wang, T./Roychowdhury 2017, pp. 1-2

<sup>135</sup>cf. Tanahashi et al. 2019, pp. 2-3

<sup>136</sup>cf. Lucas 2014, pp. 2-3

<sup>137</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Liu, R., et al. 2019, p. 1

<sup>138</sup>cf. Mohseni/McMahon/Byrnes 2022b, p. 363

<sup>139</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Sheng, et al. 2020, p. 410

<sup>140</sup>cf. Izadkhah 2022, pp. 497-500




Fig. 8: Physical and microscopic view of the mem-HNN

### 2.4.1 Hopfield Network

A Hopfield Network is an EBM and belongs to the field of recurrent neural networks.<sup>141</sup> Because the Hopfield Network is the underlying structure of the physical mem-HNN accelerator this model is explained first. The structure of the network consists of only one single layer with binary valued neurons inside.<sup>142</sup> Therefore, the neurons state can either be  $\{1, 0\}$  or  $\{1, -1\}$ . The connections between the neurons are symmetrical, which means that the weights of the connections are the same in either direction.<sup>143</sup> Initially, the primary applications of this type of network were to serve as storage for associative patterns and to facilitate pattern retrieval.<sup>144</sup> In practice given a query pattern a Hopfield Network can retrieve a pattern that is most similar or an is an average of similar patterns.<sup>145</sup> In this paper the Hopfield Network's update function interests us because it possibly could be used to sample the intractable training of a RBM mentioned earlier. Surprisingly, since Hopfield networks were introduced by J.J Hopfield in 1982 the storage capacity got increased over time but the fundamentals stayed the same.<sup>146</sup> In following figure 6 an example of a Hopfield Network can be seen.<sup>147</sup>




Fig. 9: Figure of a hopfield network

<sup>141</sup>cf. Dramsch 2020, p. 35

<sup>142</sup>cf. Ahad/Qadir/Ahsan 2016, p. 7

<sup>143</sup>cf. Ahad/Qadir/Ahsan 2016, p. 7

<sup>144</sup>cf. Ramsauer et al. 2021, p. 2

<sup>145</sup>cf. Ramsauer et al. 2021, p. 2

<sup>146</sup>cf. Hopfield 1982, p. 2554-2558; cf. Ramsauer et al. 2021, p. 2

<sup>147</sup>cf. Yao/Gripon/Rabbat 2013, pp. 1-2

The exemplary network has 6 neurons and bidirectional weights  $W_{ij}$  between the neurons. In addition to that, a Hopfield network has no input or output layer.<sup>148</sup> The main goal is to find the values for each neuron in the network given a specific input that minimizes the total energy of the system.<sup>149</sup> The minimum energy is then equal to the state where the network is able to perform as a memory item.<sup>150</sup> This energy state can be calculated with the following energy equation<sup>151</sup>:

$$E = -\frac{1}{2} \sum_{i \neq j} T_{ij} V_i V_j. \quad (2.10)$$

This energy function invented by Hopfield has big similarities with a BM when comparing to the equation 2.4. This is one of the reasons why the execution on the mem-HNN could work out. When comparing a Hopfield Network, they seek to achieve the effect of changing node activation on the overall energy of the network but BMs replace this with the probability of a certain node being activated on the network energy.<sup>152</sup> The second important reason to research the hopfield networks is for their updating process. Approximately, the activation rule for each neuron is to update its state as if it were a single neuron with the threshold activation function.<sup>153</sup>

$$s_i \leftarrow \begin{cases} +1 & \text{if } \sum_j w_{ij} s_j + b \geq \theta_i, \\ -1 & \text{otherwise.} \end{cases} \quad (2.11)$$

The state of the neuron will be updated to 1 if the sum over all weights multiplied with the states  $\{1, -1\}$  added to a bias  $b$  is greater than the threshold  $\theta_i$ . In the case of our accelerator the threshold is set to 0 but in theory can be used as an hyperparameter.

Since every neuron's output is an input to all the other neurons the order of the updates need to be specified.<sup>154</sup> There is the possibility to update all neurons synchronous or asynchronous. There is no study that shows what update method leads to better results. Therefore, this paper follows the asynchronous option first and ensures to do enough sampling steps, so that every neuron has at least updated once before moving on.

### 2.4.2 Memristor Crossbar Array

Having set the foundational knowledge about the function of a Hopfield Network the mode of operation can be tackled. Since the mem-HNN saw the light of day in 2021, a number of

---

<sup>148</sup>cf. Yao/Gripon/Rabbat 2013, p. 3

<sup>149</sup>cf. Ahad/Qadir/Ahsan 2016, p. 7

<sup>150</sup>cf. Ahad/Qadir/Ahsan 2016, p. 7

<sup>151</sup>cf. Hopfield 1982, p. 2556

<sup>152</sup>cf. Ahad/Qadir/Ahsan 2016, p. 7

<sup>153</sup>cf. MacKay 2003, p. 506

<sup>154</sup>cf. MacKay 2003, p. 506

improvements have been made to it and at the end of 2023 the individual components can be seen in following figure<sup>155</sup>:




Fig. 10: Modell of the mem-HNN

The green square symbolizes the memristor crossbar array, which has the task of performing the in-memory-vector matrix multiplication. This is the core part of the architecture that is built around the update formula of the Hopfield Network. The memristor crossbar array gets his name because it consists of **memristors** that connect orthogonal **electric tracks** with each other. The  $G_{ij}$  stands for conductance and represents the inverse of the resistance  $R$  of the memristors since  $G = \frac{1}{R}$ . On the other hand,  $BL$  (Bitline) and  $WL$  (Wordline) represent the electrical tracks. All the other parts of the model are handled in subchapter 2.4.3, so for now the spotlight belongs to the memristor crossbar array (green square). A better perspective of the memristor crossbar array gives following 3D model<sup>156</sup>:




Fig. 11: 3D modell of the memristor crossbar array

To understand how this crossbar array implements the Hopfield network, it helps to have another look at the earlier introduced update formula in equation 2.11.

First of all, on the green Wordline a voltage which either is +1 or -1 that represent the state of the neurons in the hopfield network is applied. Then, the current is flowing towards the memristors,

<sup>155</sup>cf. Hizzani et al. 2023, p. 2

<sup>156</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Sheng, et al. 2020, p. 410

which is an electronic device that functions as a resistor, but with the ability to dynamically change its resistance while the device is being used.<sup>157</sup> In this model the gray cylinders represent the memristors. The memristors are suitable for matrix vector multiplication because they can use their dynamical resistance to act as weights.<sup>158</sup> In addition to that, this is the reason why this kind of memory has the potential of high switching speeds, high energy efficiency and high endurance.<sup>159</sup>

In electrical terminology, if the resistance of a memristor is higher, the conductance is low since the current can barely flow into the lower Bitlane. For each of the intersections, when a Wordline meets the crossbar it represents the multiplication of  $w_{ij}$  and  $s_j$  within the update formula. After the matrix vector multiplication the single currents flow in the same direction on the Bitline and are summed up together with their individual current strength.<sup>160</sup> The reason for this phenomenon is the 1. Kirchhoff'sche rule, which is not further explained here since it would be out of scope. To make an example for each output current  $i_1$  has for input voltages  $V_1, V_2, V_3, V_4$ . The current flowing into the lower Bitlane is now according to Ohm's rule  $i_{out} = \frac{1}{R_{memristor}} * V_{in}$ . Since  $G = \frac{1}{R}$  and Kirchhoff'sche rule sums up each current  $i$  is  $i_1 = G_{11} * V_1 + G_{12} * V_2 + \dots + G_{14} * V_4$ . As a result the first part  $\sum_j w_{ij}s_j$  of the updating formula of the Hopfield Network is established. Last but not least, adding the bias  $b$  to the sum is achieved by simply adding an initial current, which is worth the amount of the bias, to the total Bitline current. Each  $i$  is the output of the current vector and equal to a neuron within the Hopfield Network with all the memristors on this lane symbolizing the weights that all the other neurons connect to it.

The way the memristors work is to imagine them as plate capacitors. The following figure shows how memristors function achieve the dynamically changing resistance.<sup>161</sup>




Fig. 12: Memristor-based learning

Essentially, the memristor consists out of two metal electrodes and a dielectric layer that is sandwiched between them.<sup>162</sup> In case of the mem-HNN it is an oxide memristors that uses tantalum oxide (TaOx) and oxygen atoms as dielectric layer.<sup>163</sup> Initially the metal-ions are freely

<sup>157</sup>cf Sung/Hwang/Yoo 2018, p. 124

<sup>158</sup>cf Sung/Hwang/Yoo 2018, p. 124

<sup>159</sup>cf. Amirsoleimani et al. 2020, p. 3

<sup>160</sup>cf. Amirsoleimani et al. 2020, p. 3

<sup>161</sup>Chang et al. 2017, p. 6; Sung/Hwang/Yoo 2018, p. 2

<sup>162</sup>cf. Chang et al. 2017, p. 1

<sup>163</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Sheng, et al. 2020, p. 412

moving within the dielectric layer. A visual representation can be observed in section *a)* on the left side of 12. In **phase 1**, the programming phase, an electrical field is applied to the plate capacitors which leads to the formation of a conductive filament within the dielectric layer.<sup>164</sup> The conductive filament can be imagined as a string, which is formed out of the metal-ions. Therefore, they are able to conduct electricity once they built.<sup>165</sup> This process, visualized from *a) – d)*, can be controlled due to the voltage that is applied to the memristor. With a high enough voltage a filament can be established and increasing the voltage from there on ensures that even stronger and thicker filaments are created. This in fact is the explanation on how the resistance of the memristor can change dynamically and is able to store the information about the preferred conductance. A schematic view of the filament and phase 1 is also shown in the right part of 12, where the label is  $V_{set}$ . An everyday example would be a water pipe with a valve that can be adjusted to control the water flow. The valve symbolizes the memristor and the water flow the current in the electrical tracks. On the actual mem-HNN there is a controller, which is not shown in the model, that talks to a digital external computer that gives the information on how to choose  $V_{set}$  for each memristor.

In **phase 2**, the performing phase, the electrical field is removed. Now, the filament has reached its final form and is not able to grow anymore but most importantly it stays the same.<sup>166</sup> The filament connects the top and bottom metal electrodes of the memristor with each other. The enduring presence of a filament in the memristor, even without an applied voltage, embodies its namesake combination of memory and resistor. As a result in this phase the workload can be executed and the memristor has the desired conductance.

The final **phase 3** is the dissolution of the filament to readjust the resistance for the next iteration. This process is called bipolar switching and a schematic view of it is shown in the right part of 12, where the label is  $-V_{reset}$ . Filament disconnection is performed through ionic switching, which works by swapping the plus and minus poles around. Next up, the filament wants to rearrange and disconnects from top and bottom of the metal electrodes. Since this process of establishing the filaments (setting the desired resistance) and disconnecting them (preparing for new desired resistance) this process is called bipolar switching.<sup>167</sup>

Presently, the research on the application of memristor crossbar arrays in supervised learning is sparse, indicating a clear necessity for further investigative studies to understand their potential and usability.<sup>168</sup> In the practical part exactly this is put to the test and training data of the RBM should be generated to give clearance about the feasibility of this idea. A possibility is to use the memristor to set the resistance  $V_{set}$  for one training iteration with the needed weights, reset them  $-V_{reset}$  and initiate the following training with the new weights that are digitally updated.

---

<sup>164</sup>cf. Chang et al. 2017, p. 3

<sup>165</sup>cf. Chang et al. 2017, p. 5

<sup>166</sup>cf. Sung/Hwang/Yoo 2018, pp. 1–2

<sup>167</sup>cf. Sung/Hwang/Yoo 2018, p. 7

<sup>168</sup>cf. Amirsoleimani et al. 2020, p. 8; cf. Sung/Hwang/Yoo 2018, p. 124



### 2.4.3 Output Hopfield Network

In this subchapter the left over components of the mem-HNN shown in 10 are addressed. To remain in the correct sequence, after the memristor crossbar array the Transimpedance Amplifier (TIA) is addressed next. The TIA is the component that converts the current  $i_j$ , which is the output of the memristor crossbar array, into a voltage.<sup>169</sup> Since each output current symbolizes one neuron, there are also that many TIAs required.

Subsequently, to fulfill the update formula of the Hopfield Network, that the mem-HNN impersonates, is the non-linear threshold. The non-linear threshold is used to compare the  $\sum_j w_{ij}s_j + b$  against the threshold  $\theta_i$  to determine whether it is  $\geq$  or  $<$ .<sup>170</sup> In terms of electrical components the non-linear threshold is a comparator. A voltage comparator is an analog electronical device. Comparators are able to compare a input signal, which is the converted voltage of the TIA, with a reference voltage, which is the threshold  $\theta_i$ .<sup>171</sup> In addition to that, the comparator is the component that transforms the analog voltage into a binary digital signal. The digital signal is a binary voltage and either is 0V or if the sum was greater than the threshold it is a specific voltage  $V_{out}$ . The output represents the new state of a neuron in terms of the Hopfield Network and is now transmitted to the state register.

The state register is a digital memory that is designed to store the current neuron configuration (input vector).<sup>172</sup> The binary states of the neurons, which represent the voltage output of the comparator, are sent to the state register and update the old configuration.<sup>173</sup> For each neuron there is one TIA and an according comparator required. This not only allows for fast parallel computation but also it allows to exactly map the digital output of the comparator to the correct position within the state register. Now, a new sampling step can begin and neurons states can be updated.

A missing component part in figure10 is a selector that is connected to the state register. Its task is to allow updating through unlock the correct positions inside the state register. For example the mode of updating can be selected with either one neuron updated at a time asynchronously or multiple neurons synchronous. A promising and interesting sampling strategy could be to update  $N/2$  of all neurons.<sup>174</sup> So when there are 100 neurons in the neural network with each sampling step 50 neurons are updated.

The white arrows next to the state register in figure10 represent a Wordline driver. Wordline Drivers are a voltage source that determines the voltage by the state of the state register. They are required to enable a parallel activation of Wordlines and to start the new sampling step.<sup>175</sup>

---

<sup>169</sup>cf. Hizzani et al. 2023, p. 3

<sup>170</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Liu, R., et al. 2019, p. 18

<sup>171</sup>cf. Chen/Zhang, M./Shen 2021, p. 28

<sup>172</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Liu, R., et al. 2019, p. 18

<sup>173</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Liu, R., et al. 2019, p. 3

<sup>174</sup>cf. Hizzani et al. 2023, p. 3

<sup>175</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Liu, R., et al. 2019, p. 18

Finally, it is worth to mention one sampling step can happen within one clock cycle of the. There are thousands of sampling iterations that are performed within one training iteration of a neural network. After each sampling iteration the neuron configuration in the state register is saved either in a cache directly on the ASIC hardware or sent to a digital external computer. For example after 10000 sampling iterations the arrays of the hidden- and visible neurons are sent to the computer to perform a prediction after the iteration. This completes the explanation of how the mem-HNN implements the concept of a Hopfield Network.

#### 2.4.4 Noisy Hopfield Network

Currently, the mem-HNN is also able to use noise injection to ensure the chance of finding a low energy minima of the Ising problem. This noise injection happens between the output of the Bitline and the TIA. The noise enables to escape local minmina of the energy landscape and to find lower energy minimas or even the global minima, which is equal to the solution of the optimization problem and therefore improves solution quality and efficiency.<sup>176</sup> This is achieved by a random number generator in the hardware that creates a random array filled with digital signals.<sup>177</sup> Out of this array a Digital Analog Converter (DAC) takes a subset of this array and converts them into a floating point noise signal for each neuron.<sup>178</sup> This noise injection uses the created floating point noise signal and adds it to the update formula. Effectively the new noisy hopfield network updating function now looks like the following:

$$s_i \leftarrow \begin{cases} +1 & \text{if } \sum_j w_{ij} + b + \mathbf{n} \geq \theta_i, \\ -1 & \text{otherwise.} \end{cases} \quad (2.12)$$

with  $n$  representing the noise.<sup>179</sup> Besides aiding optimization tasks, noise also creates an interesting link to BMs. Without noise the Hopfield Network is only able to do perform optimization tasks and no sampling, which is needed to train a RBM. The difference between the RBM and the Hopfield Network without noise is the activation function. As shown in equation 2.11, a simple Hopfield Network has no temperature and has a binary step function as activation function which is completely deterministic. In contrast, a RBM has a statistical logistic sigmoid function as activation function shown in figure 6, which uses a temperature of 1 mentioned in 2.2.4. Therefore, to successfully implement a RBM on the mem-HNN the activation behavior of the neurons need to be compatible with the activation function of the mem-HNN.

A potential solution to address the issue of activation behavior and enhance compatibility involves utilizing noise from an analog noise source.<sup>180</sup> One relatively straightforward way to inject noise

---

<sup>176</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Sheng, et al. 2020, p. 410

<sup>177</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Liu, R., et al. 2019, p. 22

<sup>178</sup>cf. Hizzani et al. 2023, p. 3

<sup>179</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Sheng, et al. 2020, p. 410

<sup>180</sup>cf. Böhm et al. 2022, p. 1-2; cf. Mahmoodi/Prezioso/Strukov 2019, p. 2

into the activation function is by adding a normal gaussian distribution  $g(x)$  on top of it<sup>181</sup>:

$$f_g(x) = \frac{1}{\sqrt{2\pi\rho^2}} e^{-\frac{(x-\mu)^2}{2\rho^2}}, \quad (2.13)$$

with  $\rho$  representing the standard deviation and  $\mu$  represents the mean of the distribution. The visual representation of a gaussian distribution is shown in following figure. It illustrates distributions with different parameters of the standard deviation and the mean of the distribution allowing for a better understanding of the flexibility and possibilities of noise injection.




Fig. 13: Gaussian normal distribution<sup>182</sup>

There have been recent proposals that show a proof of concept on how to inject the noise with a gaussian distribution and make a RBM realizable.<sup>183</sup> In the paper by Böhm et al., they used analog singals for the neurons instead of digital signals like the mem-HNN uses. Furthermore, they used an opto-electrical Ising machine in combination with an FPGA as accelerator which works in a similar fashion to the mem-HNN.<sup>184</sup>

The second paper by Mahmoodi/Preziosi and Strukov, also created a proof of concept in which they showed an implementation of a RBM on a memristor crosbar array. Crucially, there is no state register or comparator involved, so all the calculations of comparing against a threshold, adding a bias and adding the noise were made by an external digital computer. The hardware computes solely the matrix vector multiplication. Hence, the additional required interfaces make the system slow and inefficient.<sup>185</sup>

However, beyond these initial proof of concepts, it is still an open question if the concept is feasible on the complete ASIC hardware accelerator like the mem-HNN and if it does bring an actual acceleration of the training and inference of a RBM.

---

<sup>181</sup>cf. Böhm et al. 2022, p. 3

<sup>182</sup>modified from cf. Gm et al. 2020, p. 3

<sup>183</sup>cf. Böhm et al. 2022, p. 1-2; cf. Mahmoodi/Preziosi/Strukov 2019, p. 2

<sup>184</sup>cf. Böhm et al. 2022, pp. 1-11

<sup>185</sup>cf. Mahmoodi/Preziosi/Strukov 2019, pp. 1-8

## 3 Objective specification and presentation of the research methodology

Having laid the groundwork with essential concepts necessary for this thesis, this chapter aims to outline the objectives of the practical segment as well as the research methodology employed to achieve them. In the first part, the specific objectives are defined. Afterwards, in a second part the used research framework DSR and the two research methods Prototyping and the Simulation are explained.

### 3.1 Objective specification

In contrast to the mentioned papers in 2.4.4, this thesis wants to use their proof of concepts as a basis and go further to see if the concept is feasible on the complete ASIC hardware accelerator like the mem-HNN and does it bring an actual acceleration. The practical part is therefore using a current ASIC with not only the memristor crossbar array but also all the other required hardware components. Furthermore, the thesis focuses on an actual training of a RBM and also the interference of it to be able to answer the research question. Expanding upon the foundational work, this research explores the implementation of the  $N/2$  synchronous update mechanism. This design choice emphasizes a expectation of higher sampling speeds and efficiency.

At the beginning, the Information Technology (IT)-artifact to be implemented is modeled and all components, transitions and processes of the overall solution are identified. As a result of the implementation a complete performance evaluation, including a comprehensive energy model and a latency model should be established. This evaluation aims to measure the metrics: required processing time (samples/sec) for data and the energy usage (energy/operation). The results should be compared to other sampling methods, such as Gibbs and Metropolis sampling. Lastly, this thesis performs hyperparameter tuning in order to gather new data on how these machines should be configured for optimal performance. Since, there is no data for hyperparameter tuning of such a concept in the literature yet this establishes foundational work on how to make use of artificial intelligence within such an accelerator. Through this process, the research seeks to determine the feasibility of a proper training with this setup, focusing on its practicality and efficiency. By benchmarking these aspects against traditional sampling methods, the thesis aims to underscore the potential of the mem-HNN in practical training of RBMs.

Hence, DSR is used as a research framework to iteratively create the IT-artifact. In addition to that, within the single iterations prototyping is used for the actual implementation of the RBM on the simulated mem-HNN with individual goals. The last iteration uses a simulation as research method because there the behaviour and performance of the system is measured and the underlying model already finished with the last prototyping iteration. Since, the practical functionality can't be ensured the DSR process combined with prototyping and if successful a

simulation brings flexibility and a problem-oriented structure which are emphasized for this new method.

## 3.2 Design Science Research

In terms of information systems DSR is a core research method within the field of business informatics that “creates and evaluates IT-artifacts intended to solve identified organizational problems”.<sup>186</sup> Hevner et al. established a DSR framework that has the goal of creating an IT-artifact which has the purpose of addressing and solving the important organizational problem.<sup>187</sup> This systematic DSR process lays a solid groundwork for conducting the research with rigor, offering a degree of confidence that the endeavor will yield meaningful outcomes.<sup>188</sup> Artifacts in DSR can be constructs, models, methods or instantiations.<sup>189</sup> In addition to that, Gregor and Hevner (2013) categorize the underlying IT-artifact based on their abstraction level and maturities. Hence, level 1 represents a specific, limited and less mature implementation of an artifact, level 2 are operational principles or architecture like constructs, methods or models, while level 3 represents a well-developed midrange design theory.<sup>190</sup> The development of the artifact is performed incrementally with specific goals for each iteration, which is beneficial for IT-artifacts that can be adjusted after every iteration.<sup>191</sup>

Hevner et al. also introduced 7 guidelines that still today serve as framework for different DSR approaches. Arguably, the most important two guidelines are, that the research must create a viable artifact that in a next step is able to solve the organizational problem. Another important guideline is that the artifact needs to be rigorously evaluated in utility, quality and efficiency.<sup>192</sup> Thereupon Pfeffer et al. introduced a well-known DSR Process Model, which has 6 different phases: Identify problem & Motivate, Define Objectives of a solution, Design & Development, Demonstration, Evaluation and Communication.<sup>193</sup> Another interesting approach by Österle et. al is called design-oriented business informatics. This DSR method is used in this thesis for following reasons. His approach compresses the phases of Pfeffer et al. into a more compact model and also gives a more detailed explanation of each phase while still complying with the guidelines established by Hevner et al.<sup>194</sup> On top of this promising framework they created a DSR model called consortial research. It addresses problems for collaborative research in terms of access to practical knowledge, rapid change and practical orientation and a lack of support for knowledge transfer.<sup>195</sup> Österle et al. aim to bridge the gap between the knowledge base of both science and practice, with a focus on evaluating and ensuring the reproducibility of research

---

<sup>186</sup>Hevner et al. 2004, p. 77

<sup>187</sup>Hevner et al. 2004, p. 82

<sup>188</sup>cf. Baskerville et al. 2018, p. 368

<sup>189</sup>Hevner et al. 2004, p. 77

<sup>190</sup>cf. Gregor/Hevner 2013, p. 342

<sup>191</sup>cf. Gregor/Hevner 2013, p. 343

<sup>192</sup>Hevner et al. 2004, p. 83

<sup>193</sup>cf. Peffers et al. 2007, p. 54

<sup>194</sup>cf. Oesterle et al. 2010, pp. 1–6

<sup>195</sup>cf. Österle/Otto 2010, pp. 273–274

outcomes.<sup>196</sup> However, the individual phases of the research framework can also be implemented on their own and the best features of the research framework and especially the contents of the phases should be combined with its older framework of design-oriented business informatics. As a result following model showed in figure 14 is used:




Fig. 14: DSR model by Österle et. al<sup>197</sup>

This model uses an iterative process for the phases that allow backwards steps to redo an already completed phase if requirements were not satisfied to an appropriate level. The four phases ideally contain the following contents:

**Analysis:** This phase identifies and describes the motivation in practice and formulates the desired research objectives. In addition to that, a vague research plan is introduced which can hold goals of the project but also underlying constraints. Components of the research plan could be external stakeholders, funding, a timetable and of course a concept of the solution. If possible also a research method should be selected.<sup>198</sup>

**Design:** The IT-artifact is designed and developed with regard to the selected research methodology. Specific processes must be justified and comprehensible with consideration to the outcomes of the analysis phase. The Design process can take multiple iterations on its own with the chance of making adjustments until the requirements. The outcomes is a functional IT-artifact that fulfills the set goals.<sup>199</sup>

**Evaluation:** Here the established IT-artifact needs to be validated against the earlier specified goals. Furthermore, it can be validated against the chosen research method. This means they

<sup>196</sup>cf. Oesterle et al. 2010, p. 5

<sup>197</sup>inspired from cf. Österle/Otto 2010, p. 278

<sup>198</sup>cf. Oesterle et al. 2010, p. 4

<sup>199</sup>cf. Österle/Otto 2010, p. 279

must be applicable and they must provide the expected benefit. If the artifact can not be tested with for example, an pilot application, it is possible to pursue expert interviews to validate the outcome.<sup>200</sup>

**Diffusion:** In this phase the results are generally made available to the public. Therefore, the results need to be prepared for publication for individual communities. Methods for publication could be teaching at universities and colleges and through their publication in books and specialist journals. Diffusion in practice also includes the implementation in companies and public administration which the solution was initially developed for.<sup>201</sup>

## 3.3 Prototyping

Generally, prototyping is a fundamental practice in designing tools, applications or user interfaces and defining requirements within the framework of agile software development. It belongs to the agile requirements engineering practice and allows to gather feedback on requirements in a light-weight fashion.<sup>202</sup> Prototypes are created to assist in the analysis and design of proposed systems. A prototype can be defined as “a simplified model of a proposed system, that is built for a specific purpose”, which can apply to various kind of systems like software, hardware or even people.<sup>203</sup> It can be seen as an early increment, model, or release that implements some features of the desired product or model and therefore represents it.

At the core of prototyping it comes down to the exploration of the solution space through experimenting with ideas, collecting feedback and communicating product requirements in an iteratively detailing process. Hence, prototyping can deliver new requirements that are elicited through exploration and can later be validated by testing technical feasibility or business viability.<sup>204</sup> A few benefits of prototyping are early construction with low development costs and no large upfront investments of either time or money. In addition to that, it can promote innovation due to early results that can be communicated and if viable researched further.<sup>205</sup> The reason to chose prototyping can have various reasons. This thesis uses this method for the design phase within DSR due to the just named benefits and the possibility of fast results and testing feasibility of the model.

In specific G. Arthur Mihram’s prototyping model is chosen because it suits well to the DSR framework and has overlaps with it. There are five steps to Mihram’s prototyping process. The first step, setting the “modelling goals” is already completed with the analysis phase of the DSR analysis phase.<sup>206</sup> Within each iteration in the design phase a subselection of the goals are chosen

---

<sup>200</sup>cf. Österle/Otto 2010, p. 279

<sup>201</sup>cf. Oesterle et al. 2010, p. 5

<sup>202</sup>cf. Bjarnason/Lang/Mjöberg 2021, p. 1

<sup>203</sup>Luqi/Steigerwald 1992, p. 470

<sup>204</sup>cf. Bjarnason/Lang/Mjöberg 2021, p. 8

<sup>205</sup>cf. Nelson et al. 2016, p. 25

<sup>206</sup>cf. Mihram 1976, p. 71

to be prototyped. Furthermore, the previous established prototype is used as basis for the following iteration phase allowing to implement more and more features. In a second step “systemic analysis”, the prototype can be categorized to set the prototypes behavioural mechanisms.<sup>207</sup> As a guideline to categorize this behaviour the thesis uses the House of Prototyping Guidelines by Ahmed and Demirel. These guidelines shown in Anhang 1/1 introduce four different dimensions used to categorize prototypes: Type of Prototype(1), Fidelity Level(2), Complexity(3), Scale(4) and Number of Iterations(5).<sup>208</sup>

The third step “model synthesis” requires a description and a chronological sequences of the procoesses.<sup>209</sup> Furthermore, this is the phase of exploration and ends when the complete set of entities and the environment have been developed in a computer-directed language and the data is provided in machine-readable formats.<sup>210</sup>

The last steps of Mihram’s model: “model confirmation” and “scientific interferenced” are not considered since they overlap with the DSR phases evaluation and diffusion. Simply this prevents a duplication of work. Therefore, the categorization of the prototype and afterwards the “model synthesis” is executed per iteration in the prototyping model used in this thesis.

## 3.4 Simulation

A simulation model can be defined as computerized representation of a given model capturing its dynamic behaviour. The primary motivations for establishing a simulation model or using any other modeling method like prototyping is that it is an cheap and fast way to gain important insights without being exposed to following constraints: costs, risks or logistics of manipulating the real system.<sup>211</sup> Furthermore, the gathered data helps with decision making for strategical and operational levels.<sup>212</sup> For example, with results of a simulation it can be decided if the new hardware works like expected and can be set up for production.

Computer simulation involves adjusting a computer-based model to better analyze how a system behaves and to evaluate approaches for their operation, either for descriptive or predictive purposes.<sup>213</sup> In the case of th mem-HNN, there is the need for the evaluation of software performance in combination with the hardware to gather proper data. The reason for this is that with only using a functional software simulation without considering the hardware specifications it results in a decreased price and time but with a significant precision loss.<sup>214</sup> However, precision and efficiency are a key part towards beeing able to answer the research question.

---

<sup>207</sup>cf. Mihram 1976, pp. 71–72

<sup>208</sup>cf. Ahmed/Demirel 2021, pp. 6–7

<sup>209</sup>cf. Mihram 1976, pp. 71–72

<sup>210</sup>cf. Mihram 1976, pp. 75–76

<sup>211</sup>cf. Kellner/Madachy/Raffo 1999, p. 92

<sup>212</sup>cf. Kellner/Madachy/Raffo 1999, p. 93

<sup>213</sup>cf. Abar et al. 2017, pp. 13–14

<sup>214</sup>cf. Sarhadi/Yousefpour 2015, pp. 470–471



A general simulation model by Kellner/Madachy/Raffo published a model that can be seen as overview of the work in the simulation field. It consists out of the following entities: (0) model purpose, (1) model scope, (2) result variables, (3) process abstraction and (4) input parameters.




Fig. 15: general simulation model<sup>215</sup>

The general **model purpose** is based on the specific research question that needs to be answered. It is crucial to thoroughly understand the effects based on this key question to ensure the correct selection of the **model scope**.<sup>216</sup> This can be an iterative process which includes the selection of a scope, for example a development project, long-term product evolution etc. and within this scope an estimated timespan (short(less than 12 months), medium (12-24 months), long (more than 24months)) needs to be selected. In addition to that, the organizational simulation breadth is set (less than one project team, one project team, multiple project teams).<sup>217</sup>

The **result variables** are information elements that are the central key entity of the simulation model. They change based on the main question being asked, representing the crucial signs of a successful simulation. Typical metrics for software simulation could be: effort/cost, throughput/productivity, queue lengths in the backlog, energy efficiency, return on investment. Furthermore, with one simulation multiple result variables can be gathered simultaneously.<sup>218</sup>

**Process abstraction** includes inner structure of simulation model. Therefore, all the processes, vital resources, dependencies and iteration loops need to be considered to achieve the desired result variables and to answer the key questions.<sup>219</sup> Lastly the **input parameters** consider all the parameters that are needed to produce valuable outcomes. This can range up to hundreds of

---

<sup>215</sup>Kellner/Madachy/Raffo 1999, p. 95

<sup>216</sup>cf. Kellner/Madachy/Raffo 1999, p. 95

<sup>217</sup>cf. Kellner/Madachy/Raffo 1999, p. 96

<sup>218</sup>cf. Kellner/Madachy/Raffo 1999, pp. 96–97

<sup>219</sup>cf. Kellner/Madachy/Raffo 1999, p. 97

data parameters achieve the desired results. In theory, these parameters can also be extended to human resources like software engineers that are needed for their skills in programming knowledge.<sup>220</sup>

This general usable simulation model should be not only part of the DSR evaluation phase but also part of the ASIC design process. Therefore, the model is modified to match the needs for a performance simulation of the mem-HNN. The simulation model is part of the architecture and high level design of the ASIC design process. It involves selecting key components like processors, memory blocks, and communication interfaces and carrying out a functional verification through a suitable simulation.<sup>221</sup> The modification to the model is expressed through the actual energy model of the mem-HNN, which is added to the simulation model, that can compute energy usage per clock cycle. Hence, depending on a specific input it can calculate how much energy was required to do computations that are the output and used for the next cycle. This energy model is developed by HPE and the Forschungszentrum Jülich. The explanation for this model is out of scope for this thesis but core parameters are explained to understand the data generation for the energy values. A separate paper will be published about the energy model in the near future but inofficially for this thesis the model can be used in advance.

---

<sup>220</sup>cf. Kellner/Madachy/Raffo 1999, p. 97

<sup>221</sup>cf. Rao 2024, p. 1; cf. *ASIC Design Flow for VLSI Engineering Teams [GUIDE]* - Xinyx Design 2024, p. 1

## 4 Implementation of the mem-HNN

### 4.1 Zielsetzung und Forschungsmethodik

Upon establishing the precise research methodology, this chapter delves into the practical application of the previously mentioned methods. First, the analysis phase of the DSR process is executed with the goal to establish a model of the research plan which the requirements and framework conditions of the IT-solution can be derived from. Next, the practical implementation is performed during the iterative design phase and uses the method of prototyping. In the end of the design phase is a functional IT-artifact, which fulfills the set requirements. The evaluation phase in this chapter uses the method of simulation to answer the second part of the research question; to see how efficient the mem-HNN can utilize the AI-model in terms of throughput and energy usage.

### 4.2 Analysis phase

#### 4.2.1 General conditions

The first phase of the DSR-cycle has the goal of specifying the objective and establishing an according research outline and the requirements of the artifact. Additionally, the research outline should be visualized as a model of the overall solution concept.<sup>222</sup> The objective of the practical part is already specified in chapter 3.1. The underlying motivation hereby is to research if the known proof of concepts are feasible on the complete mem-HNN and evaluate if that brings an actual acceleration, which is equivalent to answering the research question of this thesis. This is tested by implementing the concept in software that is also part of the ASIC design process.<sup>223</sup>

The implementaton is executed in the programming language Python since it offers a variety of third party libraries that are useful for machine learning that are state of the art, like pytorch, scikit learn etc..<sup>224</sup> Furthermore, sciki learn is chosen as machine learning library since it is the one of the industry standards for classical machine learning, has a broad variety of features in terms of RBMs and has a lower learning curve compared with e.g. Tensorflow.<sup>225</sup>

It should also be clarified that the hardware, which the analog mem-HNN-accelerator consists of, is implemented in software. This design decision is made out of time constraints of this thesis and part of the ASIC design process before building an actual accelerator. Nonetheless, the complete hardware is realizable in software without taking compromises within their functionality. The

---

<sup>222</sup>cf. Österle/Otto 2010, pp. 278–279

<sup>223</sup>cf. Rao 2024, p. 1; cf. *ASIC Design Flow for VLSI Engineering Teams [GUIDE]* - Xinyx Design 2024, p. 1

<sup>224</sup>cf. *Discrete and Continuous Models and Applied Computational Science* 2024, pp. 306–307

<sup>225</sup>cf. Raschka/Patterson/Nolet 2020, pp. 5–6

simulation data gathered later on is close to the actual energy efficiency and throughput. QUELLE FEHLT.

#### 4.2.2 Requirements

In order to set requirements for the IT-artifact the overall solution architecture is of importance. Hence, a complete solution is modelled, which surpasses both proof of concepts introduced in 2.4.4. This solution, visualized in the following figure16, contains the interaction between the digital computer and the analog mem-HNN Accelerator with five different steps.




Fig. 16: proposed solution architecture

1. contains the initialization of the neural network. Hence, the weights and biases are assigned and the structure is build.
2. starts with the transfer of the weights and biases to the mem-HNN accelerator via a bus-system. The local memory saves the data and forwards them to the controller. The controller is able to programm the memristors in the crossbar array, communicates with the computer and sets a counter and reset for the amount of sampling steps.
3. is the Hopfield Neural Network (HNN), which contains the memristor crossbar array and the

state register (SR). The state register includes the current neuron configuration.<sup>226</sup> For each of the neurons a TIA and comparator are required in the hardware. Furthermore, the state register can lock and unlock specific neurons, so that it is possible to update neurons synchronously. This enables the possibility of the promising  $N/2$  update strategy.

4. After iterating over steps two and three multiple times until enough sampling are executed the, all the configurations of the visible neurons  $v_{neg}$  and the hidden neurons  $h_{neg}$  are transferred from the controller via the bus-system to the digital computer.

5. contains the update of the weights and biases. Furthermore, the model can be evaluated in its performance in terms of chosen metrics like prediction accuracy or the negative likelihood etc.. In this case a logistic regression is used for the classification task and the RBM is used for the training of the neural network. After the evaluation the iteration is completed and the new weights and biases can be transmitted for the following training iteration.

With this underlying model deriving the requirements is the next step in establishing the research outline. The aim of generating requirements is to generate good quality, not perfect, requirements that offers an acceptable level of risk to start the project.<sup>227</sup> Hence, these requirements need to cover the functions of the mem-HNN, which then must be implemented by the respective software components. Despite this, requirements may evolve over time and occasionally require adjustments when outcomes differ from initial expectations. As a result, the analysis of the model in conjunction with the research question and under thought of the defined objective, the following requirements for the software emerged: **Digital Computer**

- Defining a RBM
- Utilization of any training data
- Training a RBM
- Establishing a pipeline for the classification
- Possibility of conventional sampling algorithms: gibbs sampling and metropolis hastings
- Setting individual parameters: sampling steps, training iterations

#### **Simulated Mem-HNN Accelerator**

- Using any RBM as input
- Correctly using the Hopfield Network update algorithm
  - Imitating the hopfield activation function
  - Drawing random neurons to update
  - Correct injection of the gaussian noise scale

---

<sup>226</sup>cf. Cai/Kumar, Suhas/Van Vaerenbergh/Liu, R., et al. 2019, p. 18

<sup>227</sup>cf. Ebert 2008, p. 11

- Calculating the weighted sum
- Comparing the weighted sum + bias + noise against the threshold
- Saving the new neuron configuration
- Return sampled output of the neuron configurations
- Possibility to use N/2 half updating method instead of asynchronously update of states
- Component for measuring the parameters required for evaluation: Speed (throughput) and energy consumption

Furthermore, the python program should be split logically into the different modules and components to enable well structured code. With set requirements it is now possible to begin the iterative design and evaluation cycle with focusing on some requirements per iteration.

### 4.3 Design phase

-

-Testen der Aktivierungsfunktion, wenn ich ein Neuron trainiere und dann Mitteln - Von vornerein auf Netzwerk Basis arbeiten mit mehreren Neuron, jedoch für 1 Neuron testen

Hopfield Netzwerk aktivierungsfunktion der Updating methode

-> Konzeptionell Art des Updates mit keiner Temperatur wie bei MCMC Unterschied von MCMC zu Hopfield Netzwerk -> Zufällige Konfiguration und minimale Energie finden. Jedoch hat ein Hopfield Netzwerk keine Temperatur

-> Starte zufällige Konfiguration -> Wähle ein Neuron aus und Berechne Summe und addiere mit Bias, -> Update wenn threshold überschritten 1 und dann auf 0 -> Speichern der neuen Konfiguration -> Starte iteration von gespeicherter Konfiguration -> Am Ende habe ich 10000 Vektoren (Die Konfigurationen) -> V1 Neuron wurde so und so oft aktiviert und ich muss average über das neuron und habe dadurch die Aktivierungswahrscheinlichkeit.

-Aktivierungsfunktion einfügen (Binary Step und verfleich zu sigmoid von Abb.4)

### 4.4 Evaluation phase

Aufbau der Simulator Pipeline KI-Bibliothek Scikit-Learn Evaluationsphase

To integrate simulation into the DSR concept ... The desired result of the prototyping is completing the DSR design phase and with a simulation the result should be verified. The input is the finished prototype, that mirrors the functionalities of the ASIC on a high level.

## 5 Diffusion and discussion of results

von Holzweißig: Dieses dient dazu die Ergebnisse des eigenen Beitrags zusammenzufassen und kritisch zu diskutieren. Auch kann hier der Versuch einer Ergebnisverallgemeinerung erfolgen.

### 5.1 Zielsetzung und Forschungsmethodik

### 5.2 Evaluation der Erkenntnisse in Bezug auf die Zielsetzung intrinsisch

#### 5.2.1 Prediction Accuracy

#### 5.2.2 Troughput (Samples/Sec)

#### 5.2.3 Energieverbrauch (Energy/Operation)

#### 5.2.4 Vergleichen mit anderen Hardwarebeschleuniger, FPGA, GPU oder CPU aus der Literatur

Neue Einsatzmöglichkeit von Hardwarebeschleunigern für nachhaltigere KI-Modelle: Entwicklung und Evaluation der Boltzmann Maschinen auf einem physikinspirierten Hardwarebeschleuniger

## 6 Kritische Reflexion und Ausblick

6.1 Evaluation der Erkenntnisse in Bezug auf die Zielsetzung der Arbeit

6.2 Kritische Reflexion der Ergebnisse und Methodik

6.3 Ergebnisextraktion für Theorie und Praxis

6.4 Ausblick



# Appendix

## List of appendices

Anhang 1	So funktioniert's . . . . .	44
Anhang 1/1	House of Prototyping Guidelines: Prototyping Dimensions . . . . .	44

## Appendix 1: So funktioniert's

Um den Anforderungen der Zitierrichtlinien nachzukommen, wird das Paket `tocloft` verwendet. Jeder Anhang wird mit dem (neu definierten) Befehl `\anhang{Bezeichnung}` begonnen, der insbesondere dafür sorgt, dass ein Eintrag im Anhangsverzeichnis erzeugt wird. Manchmal ist es wünschenswert, auch einen Anhang noch weiter zu unterteilen. Hierfür wurde der Befehl `\anhangteil{Bezeichnung}` definiert.

### Anhang 1/1: House of Prototyping Guidelines: Prototyping Dimensions

PROTOTYPING DIMENSIONS										
(1) Type of Prototype			(2) Fidelity Level		(3) Complexity		(4) Scale			(5) Number of Iterations
Physical	Computational	Mixed	High	Low	Full	Sub	Increased	Same	Decreased	Single
										Multiple
										Sequential
										Parallel
0 = Not Feasible, 1 = Feasible, 2 = Most Feasible			0 = Not Desired, 1 = Desired		0 = Not Desired, 1 = Desired		0 = Not Desired, 1 = Desired			0 = Not Desired, 1 = Desired

Fig. 17: Prototyping Dimensions to categorize prototypes

## List of references

- Abar, S./Theodoropoulos, G. K./Lemarinier, P./O'Hare, G. M. P. (2017): Agent Based Modelling and Simulation Tools: A Review of the State-of-Art Software. In: *Computer Science Review* 24, pp. 13–33. ISSN: 1574-0137. DOI: 10.1016/j.cosrev.2017.03.001. URL: <https://www.sciencedirect.com/science/article/pii/S1574013716301198> (retrieval: 04/02/2024).
- Ackley, D. H./Hinton, G. E./Sejnowski, T. J. (1985): A Learning Algorithm for Boltzmann Machines. In: *Cognitive Science* 9.1, pp. 147–169. ISSN: 0364-0213. DOI: 10.1016/S0364-0213(85)80012-4. URL: <https://www.sciencedirect.com/science/article/pii/S0364021385800124> (retrieval: 02/16/2024).
- Ahad, N./Qadir, J./Ahsan, N. (2016): Neural Networks in Wireless Networks: Techniques, Applications and Guidelines. In: *Journal of Network and Computer Applications* 68, pp. 1–27. ISSN: 1084-8045. DOI: 10.1016/j.jnca.2016.04.006. URL: <https://www.sciencedirect.com/science/article/pii/S1084804516300492> (retrieval: 02/28/2024).
- Ahmad, A./Pasha, M. A. (2020): Optimizing Hardware Accelerated General Matrix-Matrix Multiplication for CNNs on FPGAs. In: *IEEE Transactions on Circuits and Systems II: Express Briefs* 67.11, pp. 2692–2696. ISSN: 1558-3791. DOI: 10.1109/TCSII.2020.2965154. URL: [https://ieeexplore.ieee.org/abstract/document/8954788?casa\\_token=Ff1Z-99s30MAAAAA:l-4hcDRIsH2x9gRN3bGMy8BAo1nbQbrJEhqZpdRnAR5IJSe2naviSLmKFiAuYV\\_yuWVlAPPPdb](https://ieeexplore.ieee.org/abstract/document/8954788?casa_token=Ff1Z-99s30MAAAAA:l-4hcDRIsH2x9gRN3bGMy8BAo1nbQbrJEhqZpdRnAR5IJSe2naviSLmKFiAuYV_yuWVlAPPPdb) (retrieval: 03/18/2024).
- Ahmed, S./Demirel, H. O. (2021): A Prototyping Framework for Human-Centered Product Design: Preliminary Validation Study. In: *Design, User Experience, and Usability: UX Research and Design*. Ed. by Marcelo M. Soares/Elizabeth Rosenzweig/Aaron Marcus. Cham: Springer International Publishing, pp. 3–14. ISBN: 978-3-030-78221-4. DOI: 10.1007/978-3-030-78221-4\_1.
- Amari, S./Kurata, K./Nagaoka, H. (1992): Information Geometry of Boltzmann Machines. In: *IEEE Transactions on Neural Networks* 3.2, pp. 260–271. ISSN: 1941-0093. DOI: 10.1109/72.125867. URL: <https://ieeexplore.ieee.org/abstract/document/125867> (retrieval: 02/16/2024).
- Amirsoleimani, A./Alibart, F./Yon, V./Xu, J./Pazhouhandeh, M. R./Ecoffey, S./Beilliard, Y./Genov, R./Drouin, D. (2020): In-Memory Vector-Matrix Multiplication in Monolithic Complementary Metal–Oxide–Semiconductor-Memristor Integrated Circuits: Design Choices, Challenges, and Perspectives. In: *Advanced Intelligent Systems* 2.11, p. 2000115. ISSN: 2640-4567. DOI: 10.1002/aisy.202000115. URL: <https://onlinelibrary.wiley.com/doi/abs/10.1002/aisy.202000115> (retrieval: 02/15/2024).
- ASIC Design Flow for VLSI Engineering Teams [GUIDE] - Xinyx Design (2024). URL: <https://www.xinyxdesign.com/resources/asic-design-flow-for-vlsi-engineering-teams/> (retrieval: 04/03/2024).
- Babu, P./Parthasarathy, E. (2021): Reconfigurable FPGA Architectures: A Survey and Applications. In: *Journal of The Institution of Engineers (India): Series B* 102.1, pp. 143–156.

- ISSN: 2250-2114. DOI: 10.1007/s40031-020-00508-y. URL: <https://doi.org/10.1007/s40031-020-00508-y> (retrieval: 03/20/2024).
- Bai, G./Chai, Z./Ling, C./Wang, S./Lu, J./Zhang, N./Shi, T./Yu, Z./Zhu, M./Zhang, Y./Yang, C./Cheng, Y./Zhao, L. (2024):** Beyond Efficiency: A Systematic Survey of Resource-Efficient Large Language Models. DOI: 10.48550/arXiv.2401.00625. arXiv: 2401.00625 [cs]. URL: <http://arxiv.org/abs/2401.00625> (retrieval: 02/23/2024). preprint.
- Baischer, L./Wess, M./TaheriNejad, N. (2021):** Learning on Hardware: A Tutorial on Neural Network Accelerators and Co-Processors. DOI: 10.48550/arXiv.2104.09252. arXiv: 2104.09252 [cs]. URL: <http://arxiv.org/abs/2104.09252> (retrieval: 03/18/2024). preprint.
- Barra, A./Bernacchia, A./Santucci, E./Contucci, P. (2012):** On the Equivalence of Hopfield Networks and Boltzmann Machines. In: *Neural Networks* 34, pp. 1–9. ISSN: 0893-6080. DOI: 10.1016/j.neunet.2012.06.003. URL: <https://www.sciencedirect.com/science/article/pii/S0893608012001608> (retrieval: 02/16/2024).
- Baskerville, R./Baiyere, A./Gregor, S./Hevner, A./Rossi, M. (2018):** Design Science Research Contributions: Finding a Balance between Artifact and Theory. In: *Journal of the Association for Information Systems* 19.5. ISSN: 1536-9323. URL: <https://aisel.aisnet.org/jais/vol19/iss5/3>.
- Beichl, I./Sullivan, F. (2000):** The Metropolis Algorithm. In: *Computing in Science & Engineering* 2.1, pp. 65–69. ISSN: 1558-366X. DOI: 10.1109/5992.814660. URL: <https://ieeexplore.ieee.org/document/814660> (retrieval: 02/27/2024).
- Bjarnason, E./Lang, F./Mjöberg, A. (2021):** A Model of Software Prototyping Based on a Systematic Map. In: *Proceedings of the 15th ACM / IEEE International Symposium on Empirical Software Engineering and Measurement (ESEM)*. ESEM '21. New York, NY, USA: Association for Computing Machinery, pp. 1–11. ISBN: 978-1-4503-8665-4. DOI: 10.1145/3475716.3475772. URL: <https://dl.acm.org/doi/10.1145/3475716.3475772> (retrieval: 04/01/2024).
- Böhm, F./Alonso-Urquijo, D./Verschaffelt, G./Van der Sande, G. (2022):** Noise-Injected Analog Ising Machines Enable Ultrafast Statistical Sampling and Machine Learning. In: *Nature Communications* 13.1 (1), p. 5847. ISSN: 2041-1723. DOI: 10.1038/s41467-022-33441-3. URL: <https://www.nature.com/articles/s41467-022-33441-3> (retrieval: 02/15/2024).
- Boutros, A./Betz, V. (2021):** FPGA Architecture: Principles and Progression. In: *IEEE Circuits and Systems Magazine* 21.2, pp. 4–29. ISSN: 1558-0830. DOI: 10.1109/MCAS.2021.3071607. URL: <https://ieeexplore.ieee.org/abstract/document/9439568> (retrieval: 03/20/2024).
- Cai, F./Kumar, Suhas/Van Vaerenbergh, T./Liu, R./Li, C./Yu, S./Xia, Q./Yang, J. J./Beausoleil, R./Lu, W./Strachan, J. P. (2019):** Harnessing Intrinsic Noise in Memristor Hopfield Neural Networks for Combinatorial Optimization. DOI: 10.48550/arXiv.1903.11194. arXiv: 1903.11194 [cs]. URL: <http://arxiv.org/abs/1903.11194> (retrieval: 02/15/2024). preprint.

- Cai, F./Kumar, Suhas/Van Vaerenbergh, T./Sheng, X./Liu, R./Li, C./Liu, Z./Foltin, M./Yu, S./Xia, Q./Yang, J. J./Beausoleil, R./Lu, W. D./Strachan, J. P. (2020):** Power-Efficient Combinatorial Optimization Using Intrinsic Noise in Memristor Hopfield Neural Networks. In: *Nature Electronics* 3.7, pp. 409–418. ISSN: 2520-1131. DOI: 10.1038/s41928-020-0436-6. URL: <https://www.nature.com/articles/s41928-020-0436-6> (retrieval: 03/21/2024).
- Chang, C.-F./Chen, J.-Y./Huang, C.-W./Chiu, C.-H./Lin, T.-Y./Yeh, P.-H./Wu, W.-W. (2017):** Direct Observation of Dual-Filament Switching Behaviors in Ta2O5-Based Memristors. In: *Small* 13.15, p. 1603116. ISSN: 1613-6829. DOI: 10.1002/smll.201603116. URL: <https://onlinelibrary.wiley.com/doi/abs/10.1002/smll.201603116> (retrieval: 03/22/2024).
- Chen, Y./Zhang, M./Shen, X. (2021):** Application of Voltage Comparator and Its Multisim Simulation. In: *2021 IEEE International Conference on Power, Intelligent Computing and Systems (ICPICS)*. 2021 IEEE International Conference on Power, Intelligent Computing and Systems (ICPICS), pp. 28–30. DOI: 10.1109/ICPICS52425.2021.9524134. URL: <https://ieeexplore.ieee.org/abstract/document/9524134> (retrieval: 03/25/2024).
- Cichy, R. M./Kaiser, D. (2019):** Deep Neural Networks as Scientific Models. In: *Trends in Cognitive Sciences* 23.4, pp. 305–317. ISSN: 1364-6613, 1879-307X. DOI: 10.1016/j.tics.2019.01.009. pmid: 30795896. URL: [https://www.cell.com/trends/cognitive-sciences/abstract/S1364-6613\(19\)30034-8](https://www.cell.com/trends/cognitive-sciences/abstract/S1364-6613(19)30034-8) (retrieval: 02/23/2024).
- Dally, W. J./Keckler, S. W./Kirk, D. B. (2021):** Evolution of the Graphics Processing Unit (GPU). In: *IEEE Micro* 41.6, pp. 42–51. ISSN: 1937-4143. DOI: 10.1109/MM.2021.3113475. URL: <https://ieeexplore.ieee.org/abstract/document/9623445> (retrieval: 03/20/2024).
- Dario Amodei/Danny Hernandez (2024):** AI and Compute. URL: <https://openai.com/research/ai-and-compute> (retrieval: 02/15/2024).
- Discrete and Continuous Models and Applied Computational Science (2024). Discrete/Continuous Models/Applied Computational Science. URL: <http://journals.rudn.ru/miph> (retrieval: 04/08/2024).
- Dramsch, J. S. (2020):** ‘Chapter One - 70 Years of Machine Learning in Geoscience in Review’. In: *Advances in Geophysics*. Ed. by Ben Moseley/Lion Krischer. Vol. 61. Machine Learning in Geosciences. Elsevier, pp. 1–55. DOI: 10.1016/bs.agph.2020.08.002. URL: <https://www.sciencedirect.com/science/article/pii/S0065268720300054> (retrieval: 02/28/2024).
- Du, Y./Lin, T./Mordatch, I. (2021):** Model Based Planning with Energy Based Models. DOI: 10.48550/arXiv.1909.06878. arXiv: 1909.06878 [cs, stat]. URL: <http://arxiv.org/abs/1909.06878> (retrieval: 02/19/2024). preprint.
- Du, Y./Mordatch, I. (2020):** Implicit Generation and Generalization in Energy-Based Models. DOI: 10.48550/arXiv.1903.08689. arXiv: 1903.08689 [cs, stat]. URL: <http://arxiv.org/abs/1903.08689> (retrieval: 02/23/2024). preprint.
- Durstewitz, D./Koppe, G./Meyer-Lindenberg, A. (2019):** Deep Neural Networks in Psychiatry. In: *Molecular Psychiatry* 24.11 (11), pp. 1583–1598. ISSN: 1476-5578. DOI: 10.1038/

- s41380-019-0365-9. URL: <https://www.nature.com/articles/s41380-019-0365-9> (retrieval: 02/23/2024).
- Ebert, C. (2008):** Systematisches Requirements Engineering Und Management - Anforderungen Ermitteln, Spezifizieren, Analysieren Und Verwalten (2. Aufl.). ISBN: 978-3-89864-546-1.
- Fahlman, S./Hinton, G./Sejnowski, T. (1983):** Massively Parallel Architectures for AI: NETL, Thistle, and Boltzmann Machines., p. 113. 109 pp.
- Fischer, A./Igel, C. (2012):** An Introduction to Restricted Boltzmann Machines. In: *Progress in Pattern Recognition, Image Analysis, Computer Vision, and Applications*. Ed. by Luis Alvarez/Marta Mejail/Luis Gomez/Julio Jacobo. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer, pp. 14–36. ISBN: 978-3-642-33275-3. DOI: 10.1007/978-3-642-33275-3\_2.
- Gawlikowski, J./Tassi, C. R. N./Ali, M./Lee, J./Humt, M./Feng, J./Kruspe, A./Triebel, R./Jung, P./Roscher, R./Shahzad, M./Yang, W./Bamler, R./Zhu, X. X. (2023):** A Survey of Uncertainty in Deep Neural Networks. In: *Artificial Intelligence Review* 56.1, pp. 1513–1589. ISSN: 1573-7462. DOI: 10.1007/s10462-023-10562-9. URL: <https://doi.org/10.1007/s10462-023-10562-9> (retrieval: 02/23/2024).
- Gm, H./Gourisaria, M. K./Pandey, M./Rautaray, S. S. (2020):** A Comprehensive Survey and Analysis of Generative Models in Machine Learning. In: *Computer Science Review* 38, p. 100285. ISSN: 1574-0137. DOI: 10.1016/j.cosrev.2020.100285. URL: <https://www.sciencedirect.com/science/article/pii/S1574013720303853> (retrieval: 03/08/2024).
- Gregor, S./Hevner, A. R. (2013):** Positioning and Presenting Design Science Research for Maximum Impact. In: *MIS Quarterly* 37.2, pp. 337–355. ISSN: 0276-7783. JSTOR: 43825912. URL: <https://www.jstor.org/stable/43825912> (retrieval: 03/28/2024).
- Gustafsson, F. K./Danelljan, M./Bhat, G./Schön, T. B. (2020):** Energy-Based Models for Deep Probabilistic Regression. In: *Computer Vision – ECCV 2020*. Ed. by Andrea Vedaldi/Horst Bischof/Thomas Brox/Jan-Michael Frahm. Lecture Notes in Computer Science. Cham: Springer International Publishing, pp. 325–343. ISBN: 978-3-030-58565-5. DOI: 10.1007/978-3-030-58565-5\_20.
- Helmenstine, A. (2022):** How Many Atoms Are in the World? Science Notes/Projects. URL: <https://sciencenotes.org/how-many-atoms-are-in-the-world/> (retrieval: 02/21/2024).
- Hevner, A. R./March, S. T./Park, J./Ram, S. (2004):** Design Science in Information Systems Research. In: *MIS Quarterly* 28.1, pp. 75–105. ISSN: 0276-7783. DOI: 10.2307/25148625. JSTOR: 25148625. URL: <https://www.jstor.org/stable/25148625> (retrieval: 03/28/2024).
- Hintemann, R./Hinterholzer, S. (2022):** Data Centers 2021: Data Center Boom in Germany Continues - Cloud Computing Drives the Growth of the Data Center Industry and Its Energy Consumption. DOI: 10.13140/RG.2.2.31826.43207.
- Hinton, G. (2014):** ‘Boltzmann Machines’. In: *Encyclopedia of Machine Learning and Data Mining*. Ed. by Claude Sammut/Geoffrey I. Webb. Boston, MA: Springer US, pp. 1–7. ISBN: 978-1-4899-7502-7. DOI: 10.1007/978-1-4899-7502-7\_31-1. URL: [https://link.springer.com/10.1007/978-1-4899-7502-7\\_31-1](https://link.springer.com/10.1007/978-1-4899-7502-7_31-1) (retrieval: 03/16/2024).

- Hinton, G. E. (2012a):** ‘A Practical Guide to Training Restricted Boltzmann Machines’. In: *Neural Networks: Tricks of the Trade: Second Edition*. Ed. by Grégoire Montavon/Geneviève B. Orr/Klaus-Robert Müller. Lecture Notes in Computer Science. Berlin, Heidelberg: Springer, pp. 599–619. ISBN: 978-3-642-35289-8. DOI: 10.1007/978-3-642-35289-8\_32. URL: [https://doi.org/10.1007/978-3-642-35289-8\\_32](https://doi.org/10.1007/978-3-642-35289-8_32) (retrieval: 02/15/2024).
- **(2012b):** ‘A Practical Guide to Training Restricted Boltzmann Machines’. In: *Neural Networks: Tricks of the Trade*. Ed. by Grégoire Montavon/Geneviève B. Orr/Klaus-Robert Müller. Vol. 7700. Berlin, Heidelberg: Springer Berlin Heidelberg, pp. 599–619. ISBN: 978-3-642-35288-1 978-3-642-35289-8. DOI: 10.1007/978-3-642-35289-8\_32. URL: [http://link.springer.com/10.1007/978-3-642-35289-8\\_32](http://link.springer.com/10.1007/978-3-642-35289-8_32) (retrieval: 02/15/2024).
- Hizzani, M./Heittmann, A./Hutchinson, G./Dobrynin, D./Van Vaerenbergh, T./Bhattacharya, T./Renaudineau, A./Strukov, D./Strachan, J. P. (2023):** Memristor-Based Hardware and Algorithms for Higher-Order Hopfield Optimization Solver Outperforming Quadratic Ising Machines. DOI: 10.48550/arXiv.2311.01171. arXiv: 2311.01171 [cs]. URL: <http://arxiv.org/abs/2311.01171> (retrieval: 02/15/2024). preprint.
- Hopfield, J. J. (1982):** Neural Networks and Physical Systems with Emergent Collective Computational Abilities. In: *Proceedings of the National Academy of Sciences* 79.8, pp. 2554–2558. DOI: 10.1073/pnas.79.8.2554. URL: <https://www.pnas.org/doi/10.1073/pnas.79.8.2554> (retrieval: 02/19/2024).
- Hsu, A./Griffiths, T. (2010):** Effects of Generative and Discriminative Learning on Use of Category Variability. In: *Proceedings of 32nd Annual Conference of the Cognitive Science Society*.
- Hu, Y./Liu, Y./Liu, Z. (2022):** A Survey on Convolutional Neural Network Accelerators: GPU, FPGA and ASIC. In: *2022 14th International Conference on Computer Research and Development (ICCRD)*. 2022 14th International Conference on Computer Research and Development (ICCRD), pp. 100–107. DOI: 10.1109/ICCRD54409.2022.9730377. URL: <https://ieeexplore.ieee.org/abstract/document/9730377> (retrieval: 03/19/2024).
- Huembeli, P./Arrazola, J. M./Killoran, N./Mohseni, M./Witteck, P. (2022):** The Physics of Energy-Based Models. In: *Quantum Machine Intelligence* 4.1, p. 1. ISSN: 2524-4914. DOI: 10.1007/s42484-021-00057-7. URL: <https://doi.org/10.1007/s42484-021-00057-7> (retrieval: 02/19/2024).
- Ising, E. (1925):** Beitrag zur Theorie des Ferromagnetismus. In: *Zeitschrift für Physik* 31.1, pp. 253–258. ISSN: 0044-3328. DOI: 10.1007/BF02980577. URL: <https://doi.org/10.1007/BF02980577> (retrieval: 03/21/2024).
- Izadkhah, H. (2022):** ‘P, NP, NP-Complete, and NP-Hard Problems’. In: *Problems on Algorithms: A Comprehensive Exercise Book for Students in Software Engineering*. Ed. by Habib Izadkhah. Cham: Springer International Publishing, pp. 497–511. ISBN: 978-3-031-17043-0. DOI: 10.1007/978-3-031-17043-0\_15. URL: [https://doi.org/10.1007/978-3-031-17043-0\\_15](https://doi.org/10.1007/978-3-031-17043-0_15) (retrieval: 03/21/2024).
- Kellner, M. I./Madachy, R. J./Raffo, D. M. (1999):** Software Process Simulation Modeling: Why? What? How? In: *Journal of Systems and Software* 46.2, pp. 91–105. ISSN: 0164-1212.

- DOI: 10.1016/S0164-1212(99)00003-5. URL: <https://www.sciencedirect.com/science/article/pii/S0164121299000035> (retrieval: 04/02/2024).
- Larochelle, H./Bengio, Y. (2008)**: Classification Using Discriminative Restricted Boltzmann Machines. In: *Proceedings of the 25th International Conference on Machine Learning*. ICML '08. New York, NY, USA: Association for Computing Machinery, pp. 536–543. ISBN: 978-1-60558-205-4. DOI: 10.1145/1390156.1390224. URL: <https://dl.acm.org/doi/10.1145/1390156.1390224> (retrieval: 02/22/2024).
- Larochelle, H./Mandel, M./Pascanu, R./Bengio, Y. (2012)**: Learning Algorithms for the Classification Restricted Boltzmann Machine. In: *The Journal of Machine Learning Research* 13, pp. 643–669.
- Lehnert, A./Holzinger, P./Pfenning, S./Müller, R./Reichenbach, M. (2023)**: Most Resource Efficient Matrix Vector Multiplication on FPGAs. In: *IEEE Access* 11, pp. 3881–3898. ISSN: 2169-3536. DOI: 10.1109/ACCESS.2023.3234622. URL: <https://ieeexplore.ieee.org/document/10007836?denied=> (retrieval: 03/16/2024).
- Li, G./Deng, L./Xu, Y./Wen, C./Wang, W./Pei, J./Shi, L. (2016)**: Temperature Based Restricted Boltzmann Machines. In: *Scientific Reports* 6.1 (1), p. 19133. ISSN: 2045-2322. DOI: 10.1038/srep19133. URL: <https://www.nature.com/articles/srep19133> (retrieval: 02/27/2024).
- Lucas, A. (2014)**: Ising Formulations of Many NP Problems. In: *Frontiers in Physics* 2. ISSN: 2296-424X. DOI: 10.3389/fphy.2014.00005. URL: <https://www.frontiersin.org/articles/10.3389/fphy.2014.00005> (retrieval: 03/22/2024).
- Luccioni, A. S./Jernite, Y./Strubell, E. (2023)**: Power Hungry Processing: Watts Driving the Cost of AI Deployment? DOI: 10.48550/arXiv.2311.16863. arXiv: 2311.16863 [cs]. URL: <http://arxiv.org/abs/2311.16863> (retrieval: 02/15/2024). preprint.
- Luqi, L./Steigerwald, R. (1992)**: Rapid Software Prototyping. In: *Proceedings of the Twenty-Fifth Hawaii International Conference on System Sciences*. Proceedings of the Twenty-Fifth Hawaii International Conference on System Sciences. Vol. ii, 470–479 vol.2. DOI: 10.1109/HICSS.1992.183261. URL: <https://ieeexplore.ieee.org/abstract/document/183261> (retrieval: 04/02/2024).
- MacKay, D. J. C. (2003)**: Information Theory, Inference and Learning Algorithms. Cambridge University Press. 694 pp. ISBN: 978-0-521-64298-9. Google Books: AKuMj4PN\_EMC.
- Mahmoodi, M. R./Prezioso, M./Strukov, D. B. (2019)**: Versatile Stochastic Dot Product Circuits Based on Nonvolatile Memories for High Performance Neurocomputing and Neurooptimization. In: *Nature Communications* 10.1, p. 5113. ISSN: 2041-1723. DOI: 10.1038/s41467-019-13103-7. URL: <https://www.nature.com/articles/s41467-019-13103-7> (retrieval: 03/26/2024).
- Mall, P. K./Singh, P. K./Srivastav, S./Narayan, V./Paprzycki, M./Jaworska, T./Ganzha, M. (2023)**: A Comprehensive Review of Deep Neural Networks for Medical Image Processing: Recent Developments and Future Opportunities. In: *Healthcare Analytics* 4, p. 100216. ISSN: 2772-4425. DOI: 10.1016/j.health.2023.100216. URL: <https://www.sciencedirect.com/science/article/pii/S2772442523000837> (retrieval: 02/23/2024).



- Marinó, G. C./Petrini, A./Malchiodi, D./Frasca, M. (2023):** Deep Neural Networks Compression: A Comparative Survey and Choice Recommendations. In: *Neurocomputing* 520, pp. 152–170. ISSN: 0925-2312. DOI: 10.1016/j.neucom.2022.11.072. URL: <https://www.sciencedirect.com/science/article/pii/S0925231222014643> (retrieval: 02/23/2024).
- Metropolis, N./Rosenbluth, A. W./Rosenbluth, M. N./Teller, A. H./Teller, E. (1953):** Equation of State Calculations by Fast Computing Machines. In: *The Journal of Chemical Physics* 21.6, pp. 1087–1092. ISSN: 0021-9606. DOI: 10.1063/1.1699114. URL: <https://doi.org/10.1063/1.1699114> (retrieval: 02/27/2024).
- Mihram, G. A. (1976):** Simulation Methodology. In: *Theory and Decision* 7.1, pp. 67–94. ISSN: 1573-7187. DOI: 10.1007/BF00141103. URL: <https://doi.org/10.1007/BF00141103> (retrieval: 04/02/2024).
- Mocanu, D. C./Mocanu, E./Nguyen, P. H./Gibescu, M./Liotta, A. (2016):** A Topological Insight into Restricted Boltzmann Machines. In: *Machine Learning* 104.2, pp. 243–270. ISSN: 1573-0565. DOI: 10.1007/s10994-016-5570-z. URL: <https://doi.org/10.1007/s10994-016-5570-z> (retrieval: 02/22/2024).
- Mohseni, N./McMahon, P. L./Byrnes, T. (2022a):** Ising Machines as Hardware Solvers of Combinatorial Optimization Problems. DOI: 10.48550/arXiv.2204.00276. arXiv: 2204.00276 [physics, physics:quant-ph]. URL: <http://arxiv.org/abs/2204.00276> (retrieval: 02/15/2024). preprint.
- **(2022b):** Ising Machines as Hardware Solvers of Combinatorial Optimization Problems. In: *Nature Reviews Physics* 4.6, pp. 363–379. ISSN: 2522-5820. DOI: 10.1038/s42254-022-00440-8. URL: <https://www.nature.com/articles/s42254-022-00440-8> (retrieval: 03/22/2024).
- Nazm Bojnordi, M./Ipek, E. (2016):** Memristive Boltzmann Machine: A Hardware Accelerator for Combinatorial Optimization and Deep Learning, p. 13. 1 p. DOI: 10.1109/HPCA.2016.7446049.
- Nelson, S. D./Fiol, G. D./Hanseler, H./Crouch, B. I./Cummins, M. R. (2016):** Software Prototyping. In: *Applied Clinical Informatics* 07.1, pp. 22–32. ISSN: 1869-0327. DOI: 10.4338/ACI-2015-07-CR-0091. URL: <http://www.thieme-connect.de/DOI/DOI?10.4338/ACI-2015-07-CR-0091> (retrieval: 04/02/2024).
- Oesterle, H./Becker, J./Hess, T./Karagiannis, D./Krcmar, H./Loos, P./Mertens, P./Oberweis, A./Sinz, E. (2010):** Memorandum Zur Gestaltungsorientierten Wirtschaftsinformatik. In: <http://www.alexandria.unisg.ch/Publikationen/71074> 62. DOI: 10.1007/BF03372838.
- Österle, H./Otto, B. (2010):** Konsortialforschung. In: *WIRTSCHAFTSINFORMATIK* 52.5, pp. 273–285. ISSN: 1861-8936. DOI: 10.1007/s11576-010-0238-y. URL: <https://doi.org/10.1007/s11576-010-0238-y> (retrieval: 03/29/2024).
- Patrón, A./Chepelianskii, A. D./Prados, A./Trizac, E. (2024):** On the Optimal Relaxation Rate for the Metropolis Algorithm in One Dimension. DOI: 10.48550/arXiv.2402.11267. arXiv: 2402.11267 [cond-mat, physics:math-ph]. URL: <http://arxiv.org/abs/2402.11267> (retrieval: 02/27/2024). preprint.
- Peccerillo, B./Mannino, M./Mondelli, A./Bartolini, S. (2022):** A Survey on Hardware Accelerators: Taxonomy, Trends, Challenges, and Perspectives. In: *Journal of Systems Ar-*

- chitecture 129, p. 102561. ISSN: 1383-7621. DOI: 10.1016/j.sysarc.2022.102561. URL: <https://www.sciencedirect.com/science/article/pii/S1383762122001138> (retrieval: 03/19/2024).
- Peffer, K./Tuunanen, T./Rothenberger, M. A./Chatterjee, S. (2007):** A Design Science Research Methodology for Information Systems Research. In: *Journal of Management Information Systems* 24.3, pp. 45–77. ISSN: 0742-1222, 1557-928X. DOI: 10.2753/MIS0742-1222240302. URL: <https://www.tandfonline.com/doi/full/10.2753/MIS0742-1222240302> (retrieval: 03/29/2024).
- Ramsauer, H./Schäfl, B./Lehner, J./Seidl, P./Widrich, M./Adler, T./Gruber, L./Holzleitner, M./Pavlović, M./Sandve, G. K./Greiff, V./Kreil, D./Kopp, M./Klambauer, G./Brandstetter, J./Hochreiter, S. (2021):** Hopfield Networks Is All You Need. DOI: 10.48550/arXiv.2008.02217. arXiv: 2008.02217 [cs, stat]. URL: <http://arxiv.org/abs/2008.02217> (retrieval: 02/28/2024). preprint.
- Ranzato, M. a./Poultney, C./Chopra, S./Cun, Y. (2006):** Efficient Learning of Sparse Representations with an Energy-Based Model. In: *Advances in Neural Information Processing Systems*. Vol. 19. MIT Press. URL: <https://proceedings.neurips.cc/paper/2006/hash/87f4d79e36d68c3031ccf6c55e9bbd39-Abstract.html> (retrieval: 03/07/2024).
- Rao, R. (2024):** The Ultimate Guide to ASIC Design: From Concept to Production. URL: <https://www.wevolver.com/article/the-ultimate-guide-to-asic-design-from-concept-to-production,%20https://www.wevolver.com/article/the-ultimate-guide-to-asic-design-from-concept-to-production> (retrieval: 04/03/2024).
- Raschka, S./Patterson, J./Nolet, C. (2020):** Machine Learning in Python: Main Developments and Technology Trends in Data Science, Machine Learning, and Artificial Intelligence. In: *Information* 11.4 (4), p. 193. ISSN: 2078-2489. DOI: 10.3390/info11040193. URL: <https://www.mdpi.com/2078-2489/11/4/193> (retrieval: 04/08/2024).
- Robert, C. P. (2016):** The Metropolis-Hastings Algorithm. DOI: 10.48550/arXiv.1504.01896. arXiv: 1504.01896 [stat]. URL: <http://arxiv.org/abs/1504.01896> (retrieval: 02/27/2024). preprint.
- Rosenthal, S. (2009):** Optimal Proposal Distributions and Adaptive MCMC. In: *Handbook of Markov Chain Monte Carlo*.
- Salakhutdinov, R./Hinton, G. (2009):** Deep Boltzmann Machines. In: *Proceedings of the Twelfth International Conference on Artificial Intelligence and Statistics*. Artificial Intelligence and Statistics. PMLR, pp. 448–455. URL: <https://proceedings.mlr.press/v5/salakhutdinov09a.html> (retrieval: 02/16/2024).
- Sarhadi, P./Yousefpour, S. (2015):** State of the Art: Hardware in the Loop Modeling and Simulation with Its Applications in Design, Development and Implementation of System and Control Software. In: *International Journal of Dynamics and Control* 3.4, pp. 470–479. ISSN: 2195-2698. DOI: 10.1007/s40435-014-0108-3. URL: <https://doi.org/10.1007/s40435-014-0108-3> (retrieval: 04/02/2024).

- Schlamming, S. (2014):** A Cool Way to Measure Big G. In: *Nature* 510.7506 (7506), pp. 478–480. ISSN: 1476-4687. DOI: 10.1038/nature13507. URL: <https://www.nature.com/articles/nature13507> (retrieval: 02/21/2024).
- Singh, S. K./Kumar, Shubham/Mehra, P. S. (2023):** Chat GPT & Google Bard AI: A Review. In: *2023 International Conference on IoT, Communication and Automation Technology (ICICAT)*. 2023 International Conference on IoT, Communication and Automation Technology (ICICAT), pp. 1–6. DOI: 10.1109/ICICAT57735.2023.10263706. URL: [https://ieeexplore.ieee.org/abstract/document/10263706?casa\\_token=JMHwBzQgxnwAAAAA:700nfYs5ECetZhuq8D\\_F3QXyua1Xu65rL0a\\_Ywve3mch00UAeSs0yVjhWCUvDuBpMX83NAbpUpM](https://ieeexplore.ieee.org/abstract/document/10263706?casa_token=JMHwBzQgxnwAAAAA:700nfYs5ECetZhuq8D_F3QXyua1Xu65rL0a_Ywve3mch00UAeSs0yVjhWCUvDuBpMX83NAbpUpM) (retrieval: 02/23/2024).
- Sipola, T./Alatalo, J./Kokkonen, T./Rantonen, M. (2022):** Artificial Intelligence in the IoT Era: A Review of Edge AI Hardware and Software. In: *2022 31st Conference of Open Innovations Association (FRUCT)*. 2022 31st Conference of Open Innovations Association (FRUCT), pp. 320–331. DOI: 10.23919/FRUCT54823.2022.9770931. URL: <https://ieeexplore.ieee.org/abstract/document/9770931> (retrieval: 03/18/2024).
- Specht, D. F. (1990):** Probabilistic Neural Networks. In: *Neural Networks* 3.1, pp. 109–118. ISSN: 0893-6080. DOI: 10.1016/0893-6080(90)90049-Q. URL: <https://www.sciencedirect.com/science/article/pii/089360809090049Q> (retrieval: 03/07/2024).
- Sung, C./Hwang, H./Yoo, I. K. (2018):** Perspective: A Review on Memristive Hardware for Neuromorphic Computation. In: *Journal of Applied Physics* 124.15, p. 151903. ISSN: 0021-8979. DOI: 10.1063/1.5037835. URL: <https://doi.org/10.1063/1.5037835> (retrieval: 02/15/2024).
- Tanahashi, K./Takayanagi, S./Motohashi, T./Tanaka, S. (2019):** Application of Ising Machines and a Software Development for Ising Machines. In: *Journal of the Physical Society of Japan* 88.6, p. 061010. ISSN: 0031-9015. DOI: 10.7566/JPSJ.88.061010. URL: <https://journals.jps.jp/doi/full/10.7566/JPSJ.88.061010> (retrieval: 03/21/2024).
- Upadhy, V./Sastry, P. (2019):** An Overview of Restricted Boltzmann Machines. In: *Journal of the Indian Institute of Science* 99. DOI: 10.1007/s41745-019-0102-z.
- Uusitalo, L./Lehikoinen, A./Helle, I./Myrberg, K. (2015):** An Overview of Methods to Evaluate Uncertainty of Deterministic Models in Decision Support. In: *Environmental Modelling & Software* 63, pp. 24–31. ISSN: 1364-8152. DOI: 10.1016/j.envsoft.2014.09.017. URL: <https://www.sciencedirect.com/science/article/pii/S1364815214002813> (retrieval: 03/07/2024).
- Verdon, G./Marks, J./Nanda, S./Leichenauer, S./Hidary, J. (2019):** Quantum Hamiltonian-Based Models and the Variational Quantum Thermalizer Algorithm. arXiv: 1910.02071 [quant-ph]. URL: <http://arxiv.org/abs/1910.02071> (retrieval: 02/19/2024). preprint.
- Wang, T./Roychowdhury, J. (2017):** Oscillator-Based Ising Machine. DOI: 10.48550/arXiv.1709.08102. arXiv: 1709.08102 [physics]. URL: <http://arxiv.org/abs/1709.08102> (retrieval: 02/15/2024). preprint.
- Wang, X./Yan, L./Zhang, Q. (2021):** Research on the Application of Gradient Descent Algorithm in Machine Learning. In: *2021 International Conference on Computer Network,*

- Electronic and Automation (ICCNEA)*. 2021 International Conference on Computer Network, Electronic and Automation (ICCNEA), pp. 11–15. DOI: 10.1109/ICCNEA53019.2021.00014. URL: <https://ieeexplore.ieee.org/document/9603742> (retrieval: 03/08/2024).
- Wittpahl, V., ed. (2019):** Künstliche Intelligenz: Technologie | Anwendung | Gesellschaft. Berlin, Heidelberg: Springer. ISBN: 978-3-662-58041-7 978-3-662-58042-4. DOI: 10.1007/978-3-662-58042-4. URL: <http://link.springer.com/10.1007/978-3-662-58042-4> (retrieval: 02/15/2024).
- Yao, Z./Gripon, V./Rabbat, M. (2013):** A Massively Parallel Associative Memory Based on Sparse Neural Networks. In.
- Zhai, S./Cheng, Y./Lu, W./Zhang, Z. (2016):** Deep Structured Energy Based Models for Anomaly Detection. In: *Proceedings of The 33rd International Conference on Machine Learning*. International Conference on Machine Learning. PMLR, pp. 1100–1109. URL: <https://proceedings.mlr.press/v48/zhai16.html> (retrieval: 02/19/2024).
- Zhang, N./Ding, S./Zhang, J./Xue, Y. (2018):** An Overview on Restricted Boltzmann Machines. In: *Neurocomputing* 275, pp. 1186–1199. ISSN: 0925-2312. DOI: 10.1016/j.neucom.2017.09.065. URL: <https://www.sciencedirect.com/science/article/pii/S0925231217315849> (retrieval: 02/15/2024).
- Zhou, H./Dong, J./Cheng, J./Dong, W./Huang, C./Shen, Y./Zhang, Q./Gu, M./Qian, C./Chen, H./Ruan, Z./Zhang, X. (2022):** Photonic Matrix Multiplication Lights up Photonic Accelerator and Beyond. In: *Light: Science & Applications* 11.1, p. 30. ISSN: 2047-7538. DOI: 10.1038/s41377-022-00717-8. URL: <https://www.nature.com/articles/s41377-022-00717-8> (retrieval: 03/18/2024).

# Erklärung

Ich versichere hiermit, dass ich die vorliegende Arbeit mit dem Thema: *Mein Titel* selbstständig verfasst und keine anderen als die angegebenen Quellen und Hilfsmittel benutzt habe. Ich versichere zudem, dass die eingereichte elektronische Fassung mit der gedruckten Fassung übereinstimmt.

(Ort, Datum)

(Unterschrift)