

Bootprocess E310-G000

SiFive - HiFive1 Board

Pascal Pieper

Pascal.Pieper@dfki.de

Deutsches Forschungsinstitut für Künstliche Intelligenz

Cyber-Physical Systems





Reserved					-	trap		
Sase							Racat	
Debug			access uxu	11C3CL				
Debug Address Space Debug Address Space							- 1	
Debug Debug Address Space			Attr.		Notes)	
Description			DIANG		Debug Address Space			
Description								
Description			RXC		0 - 01 - 11 - 14 - 17 -			
0x0002.000			DVO					
Description			RXC		Memory			
DAX021.0000			DW					
Description			RW					
Ox1000.0000			DW					
0x100.8000								
Ox1001.0000								
0x1001.1000								
Ox1001.3000 Ox1001.3FFF RW Ox1001.30FFF RW Ox1001.30FFF RW Ox1001.30FFF RW Ox1001.30FFF RW Ox1001.5000 Ox1001.5FFF RW Ox1001.5000 Ox1001.5FFF RW Ox1002.3000 Ox1002.3FFF RW Ox1002.5000 Ox1002.3FFF RW Ox1002.5000 Ox1002.5FFF RW Ox1002.5000 Ox1002.5FFF RW Ox1002.5000 Ox1003.5FFF RW Ox1003.5000 Ox1003.5FFF RW Ox1003.			HVV					
DATION_3000 Ox1001.3FFF RW Ox1001.40FF RW Ox1001.60FF RW Ox1001.5FFF RW Ox1001.5FFF RW Ox1002.5FFF RW Ox1002.3FFF RW Ox1002.3FFF RW Ox1002.3FFF RW Ox1002.3FFF RW Ox1002.3FFF RW Ox1002.5FFF RW Ox1003.4000 Ox1002.3FFF RW Ox1003.4000 Ox1002.3FFF RW Ox1003.4000 Ox1003.3FFF RW Ox1003.4000 Ox1003.3FFF RW Ox1003.4000 Ox1003.3FFF RW Ox1003.4000 Ox1003.5FFF RW Ox1003.4000 Ox1003.5FFFF RW Ox1003.4000 Ox1003.5FFF RW Ox1003.4000 Ox1003.4000			DW					
0x10014000								
DATION_SODE DATION_SFFF RW DATION_SFFF RW DATION_STORE RW DATION_SFFF RW DATION_SFFFF RW DATION_SFFFFF RW DATION_SFFFF RW DATI					On Chin Barinharala			
0x1001.6000					On-Chip Peripherais			
Data Tight Data			I TVV					
Ox1002.4000			DW/					
0x1002.6000								
0x1002.6000								
0x1003.4000			1144					
0x1003.5000			RW					
0x1003.6000								
0x2000.0000								
0x2040.0000 0x3FFF_FFFF					" Off-Chip Non-Volatile			
0x4000.0000			11110					
0x8000.0000					incinor,			
0x8000.4000 0xFFFF.FFFF Reserved Table 3.1: FE310-G000 Memory Map.			RWXC					
0x8000_4000					On-Chip Volatile Memory			
	0x8000_4000	0xFFFF_FFFF						

Figure: Modified, from FE310-G000 Manual

Details



Reset Path

- Initial program counter at 0x1000 (MROM)
- Mask ROM contains single instruction: Jump to 0x2_0000 (OTP)
- One Time Programmable Memory jumps to 0x2000_0000 (QSPI)
- "bootloader" on Flash initializes CPU and jumps to 0x2040_0000 (QSPI)
- User defined program starts

Details



Invalid Access (e.g. nullpointer dereference)

- If trap vector is still default (0x0), a null instruction (0x0000_0000) is fetched
- · Trap vector is called again, looping endlessly
- ... until reset or debugger interrupt
- Debug interrupt handler is wired to debug ROM (0x0400) which calls debug RAM (0x0800)
- Debug RAM may load programs from an openocd-session via debug peripheral to "userspace" (0x2040_0000)
- Debug RAM finally jumps to user program




Special Memory Regions



OTP (One Time Programmable Memory)

Contains:

- Trim settings for Internal Oscillator (HFROSC)
- · Configuration string for chip information
- (Jump to flash bootloader)



Special Memory Regions



Bootloader

Scenario

- User Program modifies system clock and "breaks" the execution
- Debugger peripheral is also dependent on clock
- → Device cant be programmed (too little time between reset and execution of "malicious" user program)

Solution

- "bootloader" sets processor and clock to sane configuration every reset
- If (manually) reset twice inside booloader, it stops execution (spinlock)
- → user can upload new (hopefully better) program via debugger

