{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":775989856,"defaultBranch":"master","name":"py-cpuinfo","ownerLogin":"U2FsdGVkX1","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2024-03-22T13:06:54.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/11484206?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1711112821.364993","currentOid":""},"activityList":{"items":[{"before":"f3f0fec58335b9699b9b294267c15f516045b1fe","after":"ee88519a87e8bf96370b45f79de6f7d3e2bcc728","ref":"refs/heads/master","pushedAt":"2024-03-22T13:09:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"U2FsdGVkX1","name":"U2FsdGVkX1","path":"/U2FsdGVkX1","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/11484206?s=80&v=4"},"commit":{"message":"Add mvendorid field for RISC-V\n\non RISC-V, The mvendorid CSR is a 32-bit read-only register providing the JEDEC manufacturer ID of the provider of the core","shortMessageHtmlLink":"Add mvendorid field for RISC-V"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEHMJzzwA","startCursor":null,"endCursor":null}},"title":"Activity · U2FsdGVkX1/py-cpuinfo"}