

$$1. \quad t_H = 20 \text{ ns}$$

$$t_L = 20 \text{ ns}$$

$$T = 40 \text{ ns}$$

$$F = \frac{1}{40 \times 10^{-9}} = \frac{10^9}{40} = \frac{10^3}{40} \times 10^6 = 25 \times 10^6 \text{ Hz} = 25 \text{ MHz}$$

$$\text{duty cycle} = \frac{20}{40} \times 100\% = 50\%$$




Fig. 1 – Functional behavior of a D latch and a positive-edge-triggered D flip-flop.

2

a) negative-edge-triggered D flip-flop

b) positive-edge-triggered D flip-flop

c) D-Latch

3




Fig. 3 – A timing diagram of a positive edge-triggered flip-flop to complete.

4




Fig. 4 – A circuit based on a D flip-flop and its timing diagram.

Valores do Clk

$$T = 60 \text{ ms}$$

$$F = \frac{1000}{60} \approx 16,7 \text{ MHz}$$

$$t_H = 40 \text{ ms}$$

$$\text{duty cycle} = \frac{40}{60} \times 100 \approx 66,7\%$$

Valores do sinal Q

$$T = 120 \text{ ms}$$

$$F = \frac{1000}{120} \approx 8$$

$$\text{duty cycle} = \frac{60}{120} \times 100\% = 50\%$$

$$T_{\min} = 15 + 5 = 20 \text{ ms}$$

$$F_{\max} = \frac{1000}{20} = 50 \text{ MHz}$$

O circuito duplica o período do clock.