











TPS2660

SLVSDG2A - JULY 2016-REVISED AUGUST 2016

TPS2660x 60-V, 2-A Industrial eFuse with Integrated Reverse Input Polarity Protection

Features

- 4.2 V to 55 V Operating Voltage, 60-V ABSmax
- Integrated Reverse Input Polarity Protection down to -60 V
 - Zero Additional Components Required
- Integrated Back to Back MOSFETs with 150-m Ω total RON
- 0.1 A to 2.23 A Adjustable current limit (±5% accuracy at 1 A)
- Load protection during Surge (IEC 61000-4-5) with minimum external components
- IMON Current Indicator Output (±8.5% accuracy)
- Low Quiescent Current, 300 µA in Operating, 20 μA in Shutdown
- Adjustable UVLO, OVP Cut Off, Output Slew Rate Control
- Reverse Current Blocking
- Fixed 38-V Over Voltage Clamp (TPS26602 only)
- Available in Easy-to-Use 16-Pin HTSSOP and 24-Pin VQFN Packages
- Selectable Current-Limiting Fault Response Options (Auto-Retry, Latch Off, Circuit Breaker Modes)
- UL 2367 Recognition Pending

Applications

- Programmable Logic Controller
- Distributed Control System (DCS)
- Control and Automation
- Redundant Supply ORing
- Industrial Surge Protection

3 Description

The TPS2660x devices are compact, feature rich high voltage eFuses with a full suite of protection features. The wide supply input range of 4.2 to 55 V allows control of many popular DC bus voltages. The device can withstand and protect the loads from positive and negative supply voltages up to \pm 60 V. Integrated back to back FETs provide reverse current blocking feature making the device suitable for systems with output voltage holdup requirements during power fail and brownout conditions. Load, source and device protection are provided with many adjustable features overcurrent, output slew rate overvoltage, undervoltage thresholds. The internal robust protection control blocks along with the high voltage rating of the TPS2660x helps to simplify the system designs for Surge protection.

A shutdown pin provides external control for enabling and disabling the internal FETs as well as placing the device in a low current shutdown mode. For system status monitoring and downstream load control, the device provides fault and precise current monitor output. The MODE pin allows flexibility to configure the device between the three current-limiting fault responses (circuit breaker, latch off, and Auto-retry modes).

The devices are available in a 5-mm x 4.4-mm 16-pin HTSSOP as well as 5-mm x 4-mm 24-pin VQFN package and are specified over a -40°C to +125°C temperature range.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS26600 TPS26602	HTSSOP (16)	5.00 mm × 4.40 mm
TPS26600 TPS26601 TPS26602	VQFN (24) ⁽²⁾	5.00 mm × 4.00 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) Preview

Reverse Input Polarity Protection at -60-V Supply



Simplified Schematic






Table of Contents

1	Features 1		9.4 Device Functional Modes	20
2	Applications 1	10	Application and Implementation	27
3	Description 1		10.1 Application Information	2
4	Revision History2		10.2 Typical Application	27
5	Device Comparison Table		10.3 System Examples	33
6	Pin Configuration and Functions		10.4 Do's and Don'ts	30
_		11	Power Supply Recommendations	3
7	Specifications		11.1 Transient Protection	3 ⁻
	7.1 Absolute Maximum Ratings	12	Layout	38
	7.2 ESD Ratings		12.1 Layout Guidelines	
	7.4 Thermal Information		12.2 Layout Example	39
	7.5 Electrical Characteristics 6	13		
	7.6 Timing Requirements		13.1 Documentation Support	
	7.7 Typical Characteristics 9		13.2 Receiving Notification of Documentation Updat	
8	Parameter Measurement Information		13.3 Community Resources	4 [.]
-			13.4 Trademarks	
9	Detailed Description		13.5 Electrostatic Discharge Caution	4 [.]
	9.1 Overview		13.6 Glossary	4 ²
	9.2 Functional Block Diagram	14	•	
	9.3 Feature Description		Information	4

4 Revision History

Changes from Original (July 2016) to Revision A		
•	Changed device status from Product Preview to Production Data	1

SHDN


RTN [



5 Device Comparison Table

Part Number	Over Voltage Protection	Over Load Fault Response with MODE = Open
TPS26600	Over voltage cut-off, adjustable	Circuit breaker with auto-retry
TPS26601	Over voltage cut-off, adjustable	Circuit breaker with latch
TPS26602	Over voltage clamp, fixed (38 V)	Circuit breaker with auto-retry


6 Pin Configuration and Functions



PWP Package

16-Pin HTSSOP

Top View



RHF Package

Pin Functions

IMON

GND

10

9

	PIN					
NAME	TPS26	6600/1/2	TYPE	DESCRIPTION		
NAME	HTSSOP	VQFN				
dVdT	12	20	I/O	A capacitor from this pin to RTN sets output voltage slew rate See the <i>Hot Plug-In and In-Rush Current Control</i> section		
FLT	14	22	0	Fault event indicator. It is an open drain output. If unused, leave floating		
GND	9	17	_	Connect GND to system ground		
ILIM	11	19	I/O	A resistor from this pin to RTN sets the overload and short-circuit current limit. See the <i>Overload and Short Circuit Protection</i> section		
IMON	10	18	0	Analog current monitor output. This pin sources a scaled down ratio of current through the internal FET. A resistor from this pin to RTN converts current to proportional voltage. If unused, leave it floating		
IN	1-2	8-9	Power	Power input and supply voltage of the device		
MODE	6	13	1	Mode selection pin for over load fault response. See the <i>Device Functional Modes</i> section		
N.C.	4 , 13	1-7, 11, 21	_	No Connect		
OUT	15-16	23-24	Power	Power output of the device		
OVP	5	12	I	Input for setting the programmable overvoltage protection threshold (For TPS26600/1 Only). An overvoltage event turns-off the internal FET and asserts FLT to indicate the overvoltage fault. Connect OVP pin to RTN pin externally to select the internal default threshold. For Over voltage clamp response (TPS26602 Only) connect OVP to RTN externally		



Pin Functions (continued)

PIN				
NAME	TPS26	600/1/2	TYPE	DESCRIPTION
NAME	HTSSOP	VQFN		
PowerPad TM	rPad TM — —		_	PowerPad must be connected to RTN plane on PCB using multiple vias for enhanced thermal performance. Do not use PowerPad as the only electrical connection to RTN
RTN	8 15		_	Reference for device internal control circuits
SHDN	7	14	1	Shutdown Pin. Pulling SHDN low makes the device to enter into low power shutdown mode. Cycling SHDN pin voltage resets the device that has latched off due to a fault condition
UVLO	3	10	I	Input for setting the programmable undervoltage lockout threshold. An undervoltage event turns-off the internal FET and asserts FLT to indicate the power-failure. Connect UVLO pin to RTN pin to select the internal default threshold



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (all voltages referred to GND (unless otherwise noted))⁽¹⁾

		MIN	MAX	UNIT
IN , IN-OUT		-60	60	V
IN , IN-OUT (10 msec transient), T_A = 25 °C		-70	70	V
[IN, OUT, FLT, UVLO, SHDN] to RTN	Input voltage	-0.3	60	V
[OVP, dVdT, ILIM, IMON, MODE] to RTN		-0.3	5	V
RTN		-60	0.3	V
I _{FLT} , I _{dVdT} , I _{SHDN}	Sink current		10	mA
I _{dVdT} , I _{ILIM} , I _{IMON}	Source current		Internally limited	
т	Operating junction temperature	-40	150	°C
TJ	Transient junction temperature	-65	T _(TSD)	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
.,	Flootroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (all voltages referred to GND (unless otherwise noted))

		MIN	NOM MA	X UNIT
IN		-55	Ę	5
UVLO, OUT, FLT	Input voltage	0	Ę	5 V
OVP, dVdT, ILIM, IMON, SHDN		0		4
ILIM	Resistance	5.36	12	0 kΩ
IMON	Resistance	1		KS2
IN, OUT	Evternal canacitance	0.1		μF
dVdT	External capacitance	10		nF
- dV _(IN) /dt	V _(IN) falling slew rate		2	0 V/μs
T _J	Operating junction temperature	-40	25 12	5 °C

7.4 Thermal Information

		TPS	TPS2660		
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	RHF (VQFN)	UNIT	
		16 PINS	24 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38.6	30.2	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.7	20.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	18.2	7.6	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.5	0.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	18	7.6	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.5	1.7	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le +125^{\circ}\text{C}, \ V_{(\text{IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 120 \ \text{k}\Omega, \ \text{IMON} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN}.$ (All voltages referenced to GND, (unless otherwise noted))

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
V _(IN)	Operating input voltage		4.2		55	V
V _(PORR)	Internal POR threshold, rising		3.9	4	4.1	٧
V _(PORHys)	Internal POR hysteresis		250	275	300	mV
IQ _(ON)	Cupply gurrent	Enabled: V _(SHDN) = 2 V	190	300	390	μΑ
IQ _(OFF)	Supply current	V _(SHDN) = 0 V	11	20	33	μΑ
I _(VINR)	Reverse input supply current	V _(IN) = -60 V, V _(OUT) = 0 V			52	μΑ
V _(OVC)	Over voltage clamp	V _(IN) > 42 V, TPS26602 only	36	37.5	40	V
UNDERVOLTAGE L	LOCKOUT (UVLO) INPUT					
V	Factory set V _(IN) undervoltage	V _(IN) rising, V _(UVLO) = 0 V	14.25	14.9	15.75	V
$V_{(IN_UVLO)}$	trip level	V _(IN) falling, V _(UVLO) = 0 V	13.25	13.8	14.75	V
V _(SEL_UVLO)	Internal UVLO select threshold		180	200	240	mV
V _(UVLOR)	UVLO threshold voltage, rising		1.175	1.19	1.225	V
$V_{(UVLOF)}$	UVLO threshold voltage, falling		1.095	1.1	1.125	V
I _(UVLO)	UVLO Input leakage current	0 V ≤ V _(UVLO) ≤ 60 V	-100	0	100	nA
LOW IQ SHUTDOW	N (SHDN) INPUT					
V _(SHDN)	Output voltage	$I_{(SHDN)} = 0.1 \mu A$	2	2.7	3.4	V
V _(SHUTF)	SHDN threshold voltage for low IQ shutdown, falling		0.55	0.76	0.94	V
I _(SHDN)	Leakage current	$V_{(\overline{SHDN})} = 0.4 \text{ V}$	-10			μΑ
OVER VOLTAGE P	ROTECTION (OVP) INPUT					
V	Factory set V _(IN) over voltage	$V_{(IN)}$ rising, $V_{(OVP)} = 0 V$	31	32.6	34	V
$V_{(IN_OVP)}$	trip level	$V_{(IN)}$ falling, $V_{(OVP)} = 0 V$	28.5	30.3	31.5	V
V _(SEL_OVP)	Internal OVP select threshold		180	200	240	mV
$V_{(OVPR)}$	Over-voltage threshold voltage, rising		1.175	1.19	1.225	V
$V_{(OVPF)}$	Over-voltage threshold, falling		1.095	1.1	1.125	V
I _(OVP)	OVP input leakage current	0 V ≤ V _(OVP) ≤ 4 V	-100	0	100	nA
OUTPUT RAMP CO	NTROL (dVdT)					
I _(dVdT)	dVdT charging current	$V_{(dVdT)} = 0 V$	4	4.7	5.5	μΑ
R _(dVdT)	dVdT discharging resistance	$V_{(\overline{SHDN})} = 0 \text{ V, with } I_{(dVdT)} = 10 \text{ mA}$ sinking		14		Ω
GAIN _(dVdT)	dVdT to OUT gain	V _(OUT) /V _(dVdT)	23.75	24.6	25.5	V/V
	ROGRAMMING (ILIM)		!			
V _(ILIM)	ILIM bias voltage			1		V
, ,		$R_{(ILIM)} = 120 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	0.085	0.1	0.115	
		$R_{(ILIM)} = 12 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 1 \text{ V}$	0.95	1	1.05	
I _(OL)		$R_{\text{(ILIM)}} = 8 \text{ k}\Omega, V_{\text{(IN)}} - V_{\text{(OUT)}} = 1 \text{ V}$	1.425	1.5	1.575	
		$R_{\text{(ILIM)}} = 5.36 \text{ k}\Omega, V_{\text{(IN)}} - V_{\text{(OUT)}} = 1 \text{ V}$	2.11	2.23	2.35	
I _(OL_R-OPEN)	Overload current limit	R _(ILIM) = OPEN, Open resistor current limit (single point failure test: UL60950)		0.055		Α
I _(OL_R-SHORT)		R _(ILIM) = SHORT, Shorted resistor current limit (single point failure test: UL60950)		0.095		
1	Circuit breaker detection	$R_{(ILIM)} = 120 \text{ k}\Omega, \text{ MODE} = \text{open}$	0.045	0.073	0.11	۸
I _(CB)	threshold	$R_{(ILIM)} = 5.36 \text{ k}\Omega, \text{ MODE} = \text{open}$	2	2.21	2.4	Α



Electrical Characteristics (continued)

 $-40^{\circ}C \leq T_{A} = T_{J} \leq +125^{\circ}C, \ V_{(IN)} = 24 \ V, \ V_{(\overline{SHDN})} = 2 \ V, \ R_{(ILIM)} = 120 \ k\Omega, \ IMON = \overline{FLT} = OPEN, \ C_{(OUT)} = 1 \ \mu F, \ C_{(dVdT)} = OPEN. \ (All \ voltages \ referenced to GND, (unless otherwise noted))$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$R_{(ILIM)} = 120 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 5 \text{ V}$	0.08	0.1	0.12	
I _(SCL)	Short-circuit current limit	$R_{(ILIM)} = 8 k\Omega, V_{(IN)} - V_{(OUT)} = 5 V$	1.425	1.5	1.575	Α
		$R_{(ILIM)} = 5.36 \text{ k}\Omega, V_{(IN)} - V_{(OUT)} = 5 \text{ V}$	2.11	2.23	1 0.12 5 1.575 3 2.35 × + + 5 8 85 0 160 210 0 250 12 11 35 0 -5 6 110 5 160 100 7 0	
I _(FASTRIP)	Fast-trip comparator threshold			1.87 x I _(OL) + 0.015		Α
CURRENT MONITOR	R OUTPUT (IMON)					
GAIN _(IMON)	Gain factor I _(IMON) :I _(OUT)	0.1 A ≤ I _(OUT) ≤ 2 A	72	78.28	85	μΑ/Α
PASS FET OUTPUT	(OUT)		*		·	
		$0.1 \text{ A} \le I_{(OUT)} \le 2 \text{ A}, T_J = 25^{\circ}\text{C}$	140	150	160	
Ron	IN to OUT total ON resistance	0.1 A ≤ I _(OUT) ≤ 2 A, T _J = 85°C			210	mΩ
NON	IN to OOT total ON resistance	$0.1 \text{ A} \le I_{(OUT)} \le 2 \text{ A}, -40^{\circ}\text{C} \le T_{\text{J}} \le +125^{\circ}\text{C}$	80	150	250	11152
		$V_{(IN)} = 60 \text{ V}, V_{(\overline{SHDN})} = 0 \text{ V}, V_{(OUT)} = 0$ V, sourcing			12	
$I_{lkg(OUT)}$	OUT leakage current in Off state	$V_{(IN)} = 0 \text{ V}, V_{(\overline{SHDN})} = 0 \text{ V}, V_{(OUT)} = 24$ V, sinking			11	μΑ
		$V_{(IN)} = -60 \text{ V}, V_{(\overline{SHDN})} = 0 \text{ V}, V_{(OUT)} = 0 \text{ V}, \text{ sinking}$			35	
V _(REVTH)	$V_{(\text{IN})} - V_{(\text{OUT})}$ threshold for reverse protection comparator, falling		-15	-10	- 5	mV
V _(FWDTH)	V _(IN) – V _(OUT) threshold for reverse protection comparator, rising		85	96	110	mV
FAULT FLAG (FLT):	ACTIVE LOW					
R _(FLT)	FLT Pull-down resistance	$V_{(OVP)} = 2 \text{ V}, I_{(\overline{FLT})} = 5 \text{ mA sinking}$	40	85	160	Ω
I _(FLT)	FLT Input leakage current	0 V ≤ V _(FLT) ≤ 60 V	-100		100	nA
THERMAL SHUT DO	OWN (TSD)					
T _(TSD)	TSD threshold, rising			157		°С
T _(TSDhyst)	TSD hysteresis			10		°С
MODE					-	-
		MODE = 402 kΩ to RTN	Current limiting with Latch		Latch	
MODE SEL	Thermal fault mode selection	MODE = Open	Circuit breaker mode with auto			ith auto-
_		MODE = Open (TPS26601 only)	Circui	t breaker	mode w	ith latch
		MODE = Short to RTN	Current limiting with Auto-retry			ito-retry



7.6 Timing Requirements


 $-40^{\circ}C \leq T_{A} = T_{J} \leq +125^{\circ}C, \ V_{(IN)} = 24 \ V, \ V_{(\overline{SHDN})} = 2 \ V, \ R_{(ILIM)} = 120 \ k\Omega, \ IMON = \overline{FLT} = OPEN, \ C_{(OUT)} = 1 \ \mu F, \ C_{(dVdT)} = OPEN. \ (All \ voltages \ referenced to GND, (unless otherwise noted))$

O turnon delay O turnoff delay ROL INPUT (SHDN) JTDOWN exit delay	$\begin{array}{c} \text{UVLO}\uparrow \text{ (100 mV above V}_{\text{(UVLOR)}}\text{) to V}_{\text{(OUT)}} = 100 \text{ mV}, \\ C_{\text{(dvdt)}} = \text{open} \\ \\ \text{UVLO}\uparrow \text{ (100 mV above V}_{\text{(UVLOR)}}\text{) to V}_{\text{(OUT)}} = 100 \text{ mV}, \\ C_{\text{(dvdt)}} \geq 10 \text{ nF, } [C_{\text{(dvdt)}} \text{ in nF}] \\ \\ \text{UVLO}\downarrow \text{ (100 mV below V}_{\text{(UVLOF)}}\text{) to } \overline{\text{FLT}}\downarrow \\ \\ \\ \overline{\text{SHDN}}\uparrow \text{ to V}_{\text{(OUT)}} = 100 \text{ mV, } C_{\text{(dvdt)}} \geq 10 \text{ nF, } [C_{\text{(dvdt)}} \text{ in nF}] \\ \\ \end{array}$	250 + 14.5 × C _(dvdt) 10		μs μs μs
O turnoff delay	$ \begin{array}{c} C_{(dvdt)} = \text{open} \\ \\ \hline UVLO\uparrow (100 \text{ mV above } V_{(UVLOR)}) \text{ to } V_{(OUT)} = 100 \text{ mV}, \\ C_{(dvdt)} \geq 10 \text{ nF, } [C_{(dvdt)} \text{ in nF}] \\ \\ \hline UVLO\downarrow (100 \text{ mV below } V_{(UVLOF))} \text{ to } \overline{FLT}\downarrow \\ \hline \\ \hline \\ \hline \end{array} $	250 + 14.5 × C _(dvdt) 10		μs
O turnoff delay	$C_{(dvdt)} \ge 10 \text{ nF, } [C_{(dvdt)} \text{ in nF}]$ UVLO↓ (100 mV below $V_{(UVLOF)}$) to \overline{FLT} ↓	14.5 × C _(dvdt) 10		
ROL INPUT (SHDN)				US
•	SHDN↑ to $V_{(OUT)} = 100 \text{ mV}$, $C_{(dvdt)} \ge 10 \text{ nF}$, $[C_{(dvdt)} \text{ in nF}]$	250 /		μU
JTDOWN exit delay	SHDN↑ to $V_{(OUT)} = 100 \text{ mV}$, $C_{(dvdt)} \ge 10 \text{ nF}$, $[C_{(dvdt)} \text{ in nF}]$	250 /		
	(elly t	250 + 14.5 × C _(dvdt)		μs
	$\overline{SHDN}\uparrow$ to $V_{(OUT)} = 100 \text{ mV}, C_{(dvdt)} = \text{open}$	250		μs
JTDOWN entry ly	$\overline{SHDN}\downarrow$ (below $V_{(SHUTF)}$) to $\overline{FLT}\downarrow$	10		μs
ROTECTION INPUT	(OVP)			
exit delay	OVP \downarrow (20 mV below V _(OVPF)) to V _(OUT) = 100 mV, TPS26600 & TPS26601 only	200		μs
odisable delay	OVP↑ (20 mV above $V_{(OVPR)}$) to \overline{FLT} , TPS26600 and TPS26601 only	6		μs
			·	
t-trip comparator	I _(OUT) > I _(FASTRIP)	250		ns
TION COMPARATO	PR			
	$(V_{(IN)} - V_{(OUT)})\downarrow$ (100 mV overdrive below $V_{(REVTH)}$) to internal FET turn OFF	1.5		μs
Reverse protection comparator delay	$(V_{(IN)} - V_{(OUT)})\downarrow$ (10 mV overdrive below $V_{(REVTH)}$) to FLT \downarrow	45		
	$(V_{(IN)} - V_{(OUT)})\uparrow$ (10 mV overdrive above $V_{(FWDTH)}$) to FLT \uparrow	70		
)WN			·	
Retry delay in TSD		512		ms
NTROL (dVdT)				
put ramp time	SHDN↑ to $V_{(OUT)} = 23.9 \text{ V, with } C_{(dVdT)} = 47 \text{ nF}$	10		ms
	011214 to v(001) = 23.3 v, with O(dvd1) = 3pc11	1.0		
assertion delay in uit breaker mode	MODE = OPEN, delay from $I_{(OUT)} > I_{(OL)}$ to $\overline{FLT} \downarrow$	4		ms
ry delay in circuit	MODE = OPEN	540		ms
	Falling edge	875		
20D date: (1		1400		
glitch) time	5 5-7-(uvui) -1	875 +		μs
) () () () () () () () () () () () () ()	WN / delay in TSD ITROL (dVdT) ut ramp time assertion delay in it breaker mode / delay in circuit ker mode	internal FET turn OFF	internal FET turn OFF $\frac{(V_{(IN)} - V_{(OUT)})\downarrow (10 \text{ mV overdrive below } V_{(REVTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\downarrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(OUT)})\uparrow (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(IN)})\uparrow (10 \text{ mV overdrive above } V_{(IN)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(IN)})\uparrow (10 \text{ mV overdrive above } V_{(IN)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(IN)})\uparrow (10 \text{ mV overdrive above } V_{(IN)}) \text{ to}}{FLT} = \frac{(V_{(IN)} - V_{(IN)})\uparrow (10 \text{ mV overdrive above } V_{(IN)}) $	internal FET turn OFF $\frac{(V_{(IN)} - V_{(OUT)})_{\downarrow} (10 \text{ mV overdrive below } V_{(REVTH)}) \text{ to}}{FLT_{\downarrow}} = \frac{(V_{(IN)} - V_{(OUT)})_{\uparrow} (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT_{\uparrow}} = \frac{(V_{(IN)} - V_{(OUT)})_{\uparrow} (10 \text{ mV overdrive above } V_{(FWDTH)}) \text{ to}}{FLT_{\uparrow}} = \frac{10}{SHDN_{\uparrow}} = \frac{10}{SH$



7.7 Typical Characteristics

 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le +125^{\circ}\text{C}, \ V_{(\text{IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 120 \ \text{k}\Omega, \ \text{IMON} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN}. \ (\text{Unless stated otherwise})$




Product Folder Links: TPS2660

Copyright © 2016, Texas Instruments Incorporated



 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le +125^{\circ}\text{C}, \ V_{(\text{IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 120 \ \text{k}\Omega, \ \text{IMON} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN}. \ \text{(Unless stated otherwise)}$



Submit Documentation Feedback

Figure 11. Input Supply Current vs Supply Voltage During

Normal Operation

Copyright © 2016, Texas Instruments Incorporated


Figure 12. Input Supply Current vs Reverse Supply

Voltage, - V(IN)

 $V_{(OUT)} = 0 V$



 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le +125^{\circ}\text{C}, \ V_{(\text{IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 120 \ \text{k}\Omega, \ \text{IMON} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN}. \ (\text{Unless stated otherwise})$







Figure 13. Output Current vs Reverse Supply Voltage, - V(IN)

Figure 14. OVP Disable Delay vs Temperature







Figure 15. SHUTDOWN Entry Delay vs Temperature

Figure 16. Shutdown Threshold Voltage Shutdown vs
Temperature







Figure 18. GAIN(IMON) vs Temperature



 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ V_{\text{(IN)}} = 24 \ \text{V}, \ V_{\overline{\text{(SHDN)}}} = 2 \ \text{V}, \ R_{\text{(ILIM)}} = 120 \ \text{k}\Omega, \ \text{IMON} = \overline{\text{FLT}} = \text{OPEN}, \ C_{\text{(OUT)}} = 1 \ \mu\text{F}, \ C_{\text{(dVdT)}} = \text{OPEN}. \ \text{(Unless stated otherwise)}$




Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated




 $-40^{\circ}\text{C} \le \text{T}_{\text{A}} = \text{T}_{\text{J}} \le +125^{\circ}\text{C}, \ V_{(\text{IN})} = 24 \ \text{V}, \ V_{(\overline{\text{SHDN}})} = 2 \ \text{V}, \ R_{(\text{ILIM})} = 120 \ \text{k}\Omega, \ \text{IMON} = \overline{\text{FLT}} = \text{OPEN}, \ C_{(\text{OUT})} = 1 \ \mu\text{F}, \ C_{(\text{dVdT})} = \text{OPEN}. \ (\text{Unless stated otherwise})$







 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq +125^{\circ}\text{C}, \ V_{\text{(IN)}} = 24 \ \text{V}, \ V_{\overline{\text{(SHDN)}}} = 2 \ \text{V}, \ R_{\text{(ILIM)}} = 120 \ \text{k}\Omega, \ \text{IMON} = \overline{\text{FLT}} = \text{OPEN}, \ C_{\text{(OUT)}} = 1 \ \mu\text{F}, \ C_{\text{(dVdT)}} = \text{OPEN}. \ \text{(Unless stated otherwise)}$








8 Parameter Measurement Information














Figure 33. Timing Waveforms

9 Detailed Description

9.1 Overview

The TPS2660x is a family of high voltage industrial eFuses with integrated back-to-back MOSFETs and enhanced built-in protection circuitry. It provides robust protection for all systems and applications powered from 4.2 V to 55 V. The device can withstand ±60 V positive and negative supply voltages without damage. For hot-pluggable boards, the device provides hot-swap power management with in-rush current control and programmable output voltage slew rate features. Load, source and device protections are provided with many programmable features including overcurrent, overvoltage, undervoltage. The precision overcurrent limit (±5% at 1 A) helps to minimize over design of the input power supply, while the fast response short circuit protection 250 ns (typical) immediately isolates the faulty load from the input supply when a short circuit is detected.

The internal robust protection control blocks of the TPS2660x along with its \pm 60 V rating helps to simplify the system designs for the surge compliance ensuring complete protection of the load and the device.

The device provides precise monitoring of voltage bus for brown-out and overvoltage conditions and asserts fault signal for the downstream system. The TPS2660x monitor functions threshold accuracy of ±3% ensures tight supervision of the supply bus, eliminating the need for a separate supply voltage supervisor chip.


The device monitors $V_{(IN)}$ and $V_{(OUT)}$ to provide true reverse current blocking when a reverse condition or input power failure condition is detected. The TPS2660x is also designed to control redundant power supply systems. A pair of TPS2660x devices can be configured for Active ORing between the main power supply and the auxiliary power supply, (see the *System Examples* section).

Additional features of the TPS2660x include:

- Current monitor output for health monitoring of the system
- Electronic circuit breaker operation with overload timeout using MODE pin
- A choice of latch off or automatic restart mode response during current limit fault using MODE pin
- Over temperature protection to safely shutdown in the event of an overcurrent event
- De-glitched fault reporting for brown-out and overvoltage faults
- · Look ahead overload current fault indication (see the Look Ahead Overload Current Fault Indicator section)



9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Undervoltage Lockout (UVLO)

Undervoltage comparator input. When the voltage at UVLO pin <u>falls</u> below $V_{(UVLOF)}$ during input power fail or input undervoltage fault, the internal FET quickly turns off and FLT is asserted. The UVLO comparator has a hysteresis of 90 mV. To set the input UVLO threshold, connect a resistor devider network from IN supply to UVLO terminal to RTN as shown in Figure 34.

Feature Description (continued)




Figure 34. UVLO and OVP Thresholds Set by R₁, R₂ and R₃

The TPS2660x also features a factory set 15-V input supply undervoltage lockout $V_{(IN_UVLO)}$ threshold with 1 V hysteresis. This feature can be enabled by connecting the UVLO terminal directly to the RTN terminal. If the Under-Voltage Lock-Out function is not needed, the UVLO terminal must be connected to the IN terminal. UVLO terminal must not be left floating.

The device also implements an internal power ON reset (POR) function on the IN terminal. The device disables the internal circuitry when the IN terminal voltage falls below internal POR threshold $V_{(PORF)}$. The internal POR threshold has a hysteresis of 275 mV.

9.3.2 Overvoltage Protection (OVP)

The TPS2660x incorporate circuitry to protect the system during overvoltage conditions. The TPS26600 and TPS26601 feature over voltage cut off functionality. A voltage more than $V_{(OVPR)}$ on OVP pin turns off the internal FET and protects the downstream load. To program the OVP threshold externally, connect a resistor divider from IN supply to OVP terminal to RTN as shown in Figure 34. The TPS26600 and TPS26601 also feature a factory set 33-V Input overvoltage cut off $V_{(IN_OVP)}$ threshold with a 2-V hysteresis. This feature can be enabled by connecting the OVP terminal directly to the RTN terminal. Figure 27 illustrates the over voltage cut-off functionality.

The TPS26602 features an internally fixed 38 V overvoltage clamp (V_{OVC}) functionality. The OVP terminal of the TPS26602 must be connected to the RTN terminal directly. The TPS26602 clamps the output voltage to V_{OVC} , when the input voltage exceeds 38 V. During the output voltage clamp operation, the power dissipation in the internal MOSFET is $P_D = (V_{IN} - V_{OVC}) \times I_{OUT}$. Excess power dissipation for prolonged period can make the device to enter into thermal shutdown. Figure 28 illustrates the over voltage clamp functionality.

9.3.3 Reverse Input Supply Protection

To protect the electronic systems from reverse input supply due to mis-wiring, often a power component like a schottky diode is added in series with the supply line as shown in Figure 35. These additional discretes result in a lossy and bulky protection solution. The TPS2660x devices feature fully integrated reverse input supply protection and does not need an additional diode. These devices can withstand –60 V reverse voltage without damage. Figure 36 illustrates the reverse input polarity protection functionality.



Feature Description (continued)




Figure 35. Reverse Input Supply Protection Circuits - Discrete vs TPS2660x




Figure 36. Reverse Input Supply Protection at -60 V

9.3.4 Hot Plug-In and In-Rush Current Control

The devices are designed to control the in-rush current upon insertion of a card into a live backplane or other "hot" power source. This limits the voltage sag on the backplane's supply voltage and prevents unintended resets of the system power. The controlled start up also helps to eliminate conductive and radiative interferences. An external capacitor connected from the dVdT pin to RTN defines the slew rate of the output voltage at power-on as shown in Figure 37 and Figure 38.

TEXAS INSTRUMENTS

Feature Description (continued)




Figure 37. Output Ramp Up Time t_{dVdT} is Set by C_(dVdT)

The dVdT pin can be left floating to obtain a predetermined slew rate (t_{dVdT}) on the output. When the terminal is left floating, the devices set an internal output voltage ramp rate of 23.9 V/1.6 ms. A capacitor can be connected from dVdT pin to RTN to program the output voltage slew rate slower than 23.9 V/1.6 ms. Use Equation 1 and Equation 2 to calculate the external $C_{(dVdT)}$ capacitance.

Equation 1 governs slew rate at start-up.

$$I_{(dVdT)} = \left(\frac{C_{(dVdT)}}{Gain_{(dVdT)}}\right) \times \left(\frac{dV_{(OUT)}}{dt}\right)$$

where

• $I_{(dVdT)} = 4.7 \mu A \text{ (typical)}$

$$\frac{dV (OUT)}{dt}$$


• dt

•
$$Gain_{(dVdT)} = dVdT$$
 to V_{OUT} gain = 24.6

(1)

The total ramp time (t_{dVdT}) of $V_{(OUT)}$ for 0 to $V_{(IN)}$ can be calculated using Equation 2.

$$t_{dVdT} = 8 \times 10^3 \times V_{(IN)} \times C_{(dVdT)}$$
 (2)



 C_{dVdT} = 22 nF C_{OUT} = 47 μ F R_{ILIM} = 5.36 $k\Omega$

Figure 38. Hot Plug-In and In-Rush Current Control at 24-V Input



Feature Description (continued)

9.3.5 Overload and Short Circuit Protection

The device monitors the load current by sensing the voltage across the internal sense resistor. The FET current is monitored during start-up and normal operation.

9.3.5.1 Overload Protection

The device offers following choices for the overload protection fault response:

- Active current limiting (Auto-retry/Latch-off modes)
- Electronic Circuit Breaker with overload timeout (Auto-retry/Latch-off modes)

See the configurations in Table 1 to select a specific overload fault response.

Table 1. Overload Fault Response Configuration Table

MODE Pin Configuration	MODE Pin Configuration Overload Protection Type	
Open	Electronic circuit breaker with auto-retry	TPS26600, TPS26602
	Electronic circuit breaker with latch-off	TPS26601
Shorted to RTN	Active current limiting with auto-retry	TPS26600, TPS26601, TPS26602
A 402-kΩ resistor across MODE pin to RTN pin	Active current limiting with latch-off	TPS26600, TPS26601, TPS26602

9.3.5.1.1 Active Current Limiting

When the active current limiting mode is selected, during overload events, the device continuously regulates the load current to the overcurrent limit $I_{(OL)}$ programmed by the $R_{(ILIM)}$ resistor as shown in Equation 3.

$$I_{OL} = \frac{12}{R_{(ILIM)}}$$

where

- $\bullet\quad \ \ I_{(OL)}$ is the overload current limit in Ampere
- $R_{(ILIM)}$ is the current limit resistor in $k\Omega$

(3)


During an overload condition, the internal current-limit amplifier regulates the output current to $I_{(LIM)}$. The \overline{FLT} signal assert after a delay of 875 μ s. The output voltage droops during the current regulation, resulting in increased power dissipation in the device. If the device junction temperature reaches the thermal shutdown threshold $(T_{(TSD)})$, the internal FET is turn off. The device configured in latch-off mode stays latched off until it is reset by either of the following conditions:

- Cycling V_(IN) below V_(PORF)
- Toggling SHDN

Whereas the device configured in auto-retry mode, commences an auto-retry cycle 512 ms after $T_J < [T_{(TSD)} - 10^{\circ}C]$. The FLT signal remains asserted until the fault condition is removed and the device resumes normal operation. Figure 39 and Figure 40 illustrates behavior of the system during current limiting with auto-retry functionality.

(4)





9.3.5.1.2 Electronic Circuit Breaker with Overload Timeout, MODE = OPEN

In this mode, during overload events, the device allows the overload current to flow through the device until $I_{(LOAD)} < I_{(FASTRIP)}$. The circuit breaker threshold $I_{(CB)}$ can be programmed using the $R_{(ILIM)}$ resistor as shown in Equation 4.

$$I(CB) = \frac{12}{R_{(ILIM)}} + 0.03A$$


where

- I_(CB) is circuit breaker current threshold in Ampere
- $R_{(ILIM)}$ is the current limit resistor in $k\Omega$

An internal timer starts when $I_{(CB)} < I_{LOAD} < I_{FASTRIP}$, and when the timer exceeds $t_{CB(dly)}$, the device turns OFF the internal FET and \overline{FLT} is asserted. Once the internal FET is turned off, the device configured in latch-off mode stays latched off, until it is reset by either of the following conditions:

- Cycling V_(IN) falling below V_(PORF)
- Toggling SHDN

whereas the device configured in auto-retry mode, commences an auto-retry cycle after 540 ms. The FLT signal remains asserted until the fault condition is removed and the device resumes normal operation. Figure 41 and Figure 42 illustrate behavior of the system during electronic circuit breaker with auto-retry functionality.




Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



9.3.5.2 Short Circuit Protection

During a transient output short circuit event, the current through the device increases very rapidly. As the current-limit amplifier cannot respond quickly to this event due to its limited bandwidth, the device incorporates a fast-trip comparator, with a threshold $I_{(FASTRIP)}$. The fast-trip comparator turns off the internal FET within 250 ns (typical), when the current through the FET exceeds $I_{(FASTRIP)}$ ($I_{(OUT)} > I_{(FASTRIP)}$), and terminates the rapid short-circuit peak current. The fast-trip threshold is internally set to 87% higher than the programmed overload current limit ($I_{(FASTRIP)} = 1.87 \times I_{(OL)} + 0.015$). The fast-trip circuit holds the internal FET off for only a few microseconds, after which the device turns back on slowly, allowing the current-limit loop to regulate the output current to $I_{(OL)}$. Then, device behaves similar to overload condition. Figure 43 and Figure 44 illustrate the behavior of the system when the current exceeds the fast-trip threshold.



9.3.5.2.1 Start-Up with Short-Circuit On Output

When the device is started with short-circuit on the output, it limits the load current to the current limit $I_{(OL)}$ and behaves similar to the overload condition. Figure 45 illustrates the behavior of the device in this condition. This feature helps in quick isolation of the fault and hence ensures stability of the DC bus.



MODE pin connected to RTN

 $VIN = 24 V R_{ILIM} = 5.36 k\Omega$

Figure 45. Start-Up with Short on Output

9.3.5.3 FAULT Response

The FLT open-drain output asserts (active low) under following conditions:

• Fault events such as undervoltage, overvoltage, over load, reverse current and thermal shutdown conditions




- When the device enters low current shutdown mode when SHDN is pulled low
- During start-up when the internal FET GATE is not fully enhanced

The device is designed to eliminate false reporting by using an internal "de-glitch" circuit for fault conditions without the need for an external circuitry.

The \overline{FLT} signal can also be used as Power Good indicator to the downstream loads like DC-DC converters. An internal Power Good (PGOOD) singal is OR'd with the fault logic. During start up, when the device is operating in dVdT mode, PGOOD and \overline{FLT} remains low and is de-asserted after the dVdT mode is completed and the internal FET is fully enhanced. The PGOOD signal has deglitch time incorporated to ensure that internal FET is fully enhanced before heavy load is applied by the downstream converters. Rising deglitch delay is determined by $t_{PGOOD(degl)} = Maximum \{(875 + 20 \times C_{(dVdT)}), t_{PGOODR}\}$, where $C_{(dVdT)}$ is in nF and $t_{PGOOD(degl)}$ is in μ s. \overline{FLT} can be left open or connected to RTN when not used. $V_{(IN)}$ falling below $V_{(PORF)} = 3.72$ V resets FLT.

9.3.5.3.1 Look Ahead Overload Current Fault Indicator

With the device configured in current limit operation and when the overload condition exists for more than t_{PGOODF} , 875 μs (typical), the \overline{FLT} asserts to warn of impending turn-off of the internal FETs due to the subsequent thermal shutdown event. Figure 46 and Figure 47 depict this behavior. The \overline{FLT} signal remains asserted until the fault condition is removed and the device resumes normal operation.



9.3.5.4 Current Monitoring

The current source at IMON terminal is internally configured to be proportional to the current flowing from IN to OUT. This current can be converted into a voltage using a resistor $R_{(IMON)}$ from IMON terminal to RTN terminal. The IMON voltage can be used as a means of monitoring current flow through the system. The maximum voltage range $(V_{(IMONmax)})$ for monitoring the current is limited to minimum of $([V_{(IN)} - 1.5 \text{ V}, 4 \text{ V}])$ to ensure linear output. This puts a limitation on maximum value of $R_{(IMON)}$ resistor and is determined by Equation 5.

$$R(IMONmax) = \frac{Min [(V(IN) - 1.5), 4 V]}{1.8 \times I(LIM) \times GAIN(IMON)}$$
(5)

The output voltage at IMON terminal is calculated using Equation 6 and Equation 7.

For $I_{OUT} > 50$ mA,

$$V(IMON) = [I(OUT) \times GAIN(IMON)] \times R(IMON)$$

Where,

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated



- GAIN_(IMON) is the gain factor I_(IMON):I_(OUT) = 78.4 μA/A (Typical)
- I(OUT) is the load current

•
$$I_{(MON,OS)} = 2 \mu A \text{ (Typical)}$$
 (6)

For I_{OUT} < 50 mA (typical), use Equation 7.

$$V(IMON) = (I(IMON_OS)) \times R(IMON)$$
(7)

This pin must not have a bypass capacitor to avoid delay in the current monitoring information.

In case of reverse input polarity fault, an external 100-k Ω resistor is recommended between IMON pin and ADC input to limit the current through the ESD protection structures of the ADC .

9.3.5.5 IN, OUT, RTN, and GND Pins

The device has two pins for input (IN) and output (OUT). All IN pins must be connected together and to the power source. A ceramic bypass capacitor close to the device from IN to GND is recommended to alleviate bus transients. The recommended input operating voltage range is 4.2 to 55 V. Similarly all OUT pins must be connected together and to the load. $V_{(OUT)}$, in the ON condition, is calculated using Equation 8.

$$V(OUT) = V(IN) - (RON \times I(OUT))$$

Where,

RON is the total ON resistance of the internal FETs.

GND pin must be connected to the system ground. RTN is the device ground reference for all the internal control blocks. Connect the TPS2660x support components: $R_{(ILIM)}$, $C_{(dVdT)}$, $R_{(IMON)}$, $R_{(MODE)}$ and resistors for UVLO and OVP with respect to the RTN pin. Internally, the device has reverse input polarity protection block between RTN and the GND terminal. Connecting RTN pin to GND pin disables the reverse input polarity protection feature and the TPS2660x gets permanently damaged when operated under this fault event.

9.3.5.6 Thermal Shutdown

The device has a built-in over temperature shutdown circuitry designed to protect the internal FETs, if the junction temperature exceeds $T_{(TSD)}$. After the thermal shutdown event, depending upon the mode of fault response, the device either latches-off or commences an auto-retry cycle 512 ms after $T_J < [T_{(TSD)} - 10^{\circ}C]$. During the thermal shutdown, the fault pin FLT pulls low to indicate a fault condition.

9.3.5.7 Low Current Shutdown Control (SHDN)

The internal FETs and hence the load current can be switched off by pulling the \overline{SHDN} pin below 0.76 V threshold with a micro-controller GPIO pin or can be controlled remotely with an opto-isolator device as shown in Figure 48 and Figure 49. The device quiescent current reduces to 20 μ A (typical) in shutdown state. To assert SHDN low, the pull down must sink at least 10 μ A at 400 mV. To enable the device, SHDN must be pulled up to atleast 1 V. Once the device is enabled, the internal FETs turn on with dVdT mode.




Figure 48. Shutdown Control






Figure 49. Opto-Isolator Shutdown Control

9.4 Device Functional Modes

The TPS26600, TPS26601 and TPS26602 respond differently to overload and short circuit conditions. The operational differences are explained in Table 2.

Table 2. Device Operational Differences Under Different MODE Configurations

MODE Pin Configuration	MODE Connected to RTN (Current Limit with Auto-Retry)	A 402-kΩ Resistor Connected between MODE and RTN Pins (Current Limit with Latchoff)	MODE Pin = Open (Circuit Breaker with Auto-Retry - TPS26600 and TPS26602), (Circuit Breaker with Latch - TPS26601 Only)	
Start up	Inrush current controlled by dVdT			
	Inrush limited to $I_{(OL)}$ level as set by $R_{(ILIM)}$	Inrush limited to $I_{(OL)}$ level as set by $R_{(ILIM)}$	Inrush limited to $I_{(OL)}$ level as set by $R_{(ILIM)}$	
			Fault Timer runs when current is limited to I _(OL)	
			Fault timer expires after t _{CB(dly)} causing the FETs to turn off	
	If $T_J > T_{(TSD)}$, device turns off	If $T_J > T_{(TSD)}$, device turns off	Device turns off if T _J > T _(TSD) before timer expires	
Over current response	Current is limited to I _(OL) level as set by R _(ILIM)	Current is limited to I _(OL) level as set by R _(ILIM)	Current is allowed through the device if I _(LOAD) < I _(FASTTRIP)	
	Power dissipation increases as $V_{(IN)} - V_{(OUT)}$ increases	Power dissipation increases as $V_{(IN)} - V_{(OUT)}$ increases	Fault timer runs when the current increases above I _(OL)	
			Fault timer expires after t _{CB(dly)} causing the FETs to turn off	
	Device turns off when $T_J > T_{(TSD)}$	Device turns off when $T_J > T_{(TSD)}$	Device turns off if T _J > T _(TSD) before timer expires	
	Device attempts restart 540 ms after $T_J < [T_{(TSD)} - 10^{\circ}C]$	Device remains off	TPS26600 and TPS26602 attempt restart 540 ms after $T_J < [T_{(TSD)} - 10^{\circ}C]$. TPS26601 remains off	
Short-circuit response	Fast turn off when I _(LOAD) > I _(FASTRIP)			
	Quick restart and current limited to I _(OL) , follows standard startup			



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS2660x is an industrial eFuse, typically used for Hot-Swap and Power rail protection applications. It operates from 4.2 V to 55 V with programmable current limit, overvoltage, undervoltage and reverse polarity protections. The device aids in controlling in-rush current and provides robust protection against reverse current and filed miss-wiring conditions for systems such as PLCs, Industrial PCs, Control and Automation and Sensors. The device also provides robust protection for multiple faults on the system rail.

The Detailed Design Procedure section can be used to select component values for the device.

Alternatively, the WEBENCH® software may be used to generate a complete design. The WEBENCH® software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. Additionally, a spreadsheet design tool TPS2660x Design Calculator is available in the web product folder.

10.2 Typical Application




Figure 50. 24-V, 1-A eFuse Input Protection Circuit for Industrial PLC CPU

10.2.1 Design Requirements

Table 3 shows the Design Requirements for TPS2660x.

Table 3. Design Requirements

	DESIGN PARAMETER	EXAMPLE VALUE
V _(IN)	Typical input voltage	24 V
$V_{(UV)}$	Undervoltage lockout set point	18 V
V _(OV)	Overvoltage cutoff set point	30 V
RL _(SU)	Load during start-up	48 Ω
I _(LIM)	Current limit	1 A
C _(OUT)	Load capacitance	2200 μF
T _A	Maximum ambient temperature	85°C



10.2.2 Detailed Design Procedure

10.2.2.1 Step by Step Design Procedure

To begin the design process, the designer needs to know the following parameters:

- Input operating voltage range
- Maximum output capacitance
- Maximum current limit
- Load during start-up
- Maximum ambient temperature

This design procedure below seeks to control junction temperature of the device in both steady state and start-up conditions by proper selection of the output ramp-up time and associated support components. The designer can adjust this procedure to fit the application and design criteria.

10.2.2.2 Programming the Current-Limit Threshold—R_{((L|M)} Selection

The R_(ILIM) resistor at the ILIM pin sets the over load current limit, this can be set using Equation 9.

$$R(ILIM) = \frac{12}{I_{LIM}} = 12k\Omega$$

where

•
$$I_{LIM} = 1A$$
 (9)

Choose the closest standard 1% resistor value : $R_{(ILIM)}$ = 11.8 k Ω

10.2.2.3 Undervoltage Lockout and Overvoltage Set Point

The undervoltage lockout (UVLO) and overvoltage trip point are adjusted using an external voltage divider network of R1, R2 and R3 connected between IN, UVLO, OVP and RTN pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving Equation 10 and Equation 11.

$$V(OVPR) = \frac{R_3}{R_1 + R_2 + R_3} \times V(OV)$$
(10)

$$V(UVLOR) = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V(UV)$$
(11)

For minimizing the input current drawn from the power supply $\{I_{(R123)} = V_{(IN)}/(R_1+R_2+R_3)\}$, it is recommended to use higher value resistance for R_1, R_2 and R_3 .

However, the leakage current due to external active components connected at resistor string can add error to these calculations. So, the resistor string current, I(R123) must be chosen to be 20x greater than the leakage current of UVLO and OVP pins.

From the device electrical specifications, $V_{(OVPR)}=1.19~V$ and $V_{(UVLOR)}=1.19~V$. From the design requirements, $V_{(OV)}$ is 30 V and $V_{(UV)}$ is 18 V. To solve the equation, first choose the value of R3 = 30.1 k Ω and use Equation 10 to solve for $(R_1+R_2)=728.7~k\Omega$. Use Equation 11 and value of (R_1+R_2) to solve for $R_2=20.05~k\Omega$ and finally R1= 708.6 k Ω .

Choose the closest standard 1% resistor values: $R_1 = 715 \text{ k}\Omega$, $R_2 = 20 \text{ k}\Omega$, and $R_3 = 30.1 \text{ k}\Omega$.

The UVLO and the OVP pins can also be connected to the RTN pin to enable the internal default $V_{(OV)} = 33 \text{ V}$ and $V_{(UV)} = 15 \text{ V}$.

The power failure is detected on falling edge of the supply. This threshold voltage is 7.5% lower than the rising threshold, V(UV). The voltage at which the device detects power fail can be calculated using Equation 12.

$$V(PFAIL) = 0.925 \times V(UV) \tag{12}$$



10.2.2.4 Programming Current Monitoring Resistor—R_{IMON}

The voltage at IMON pin $V_{(IMON)}$ represents the voltage proportional to the load current. This can be connected to an ADC of the downstream system for health monitoring of the system. The $R_{(IMON)}$ must be configured based on the maximum input voltage range of the ADC used. $R_{(IMON)}$ is set using Equation 13.

$$R(IMON) = \frac{V(IMON \max)}{I(LIM) \times 75 \times 10^{-6}}$$
(13)

For $I_{(LIM)} = 1$ A, and considering the operating voltage range of ADC from 0 V to 2.5 V, $V_{(IMONmax)}$ is 2.5 V and $R_{(IMON)}$ is determined by Equation 14.

$$R(IMON) = \frac{2.5}{1 \times 75 \times 10^{-6}} = 33.3k\Omega$$
(14)

Selecting the $R_{(IMON)}$ value less than determined ensures that ADC limits are not exceeded for maximum value of the load current. Choose the closest standard 1% resistor value : $R_{(IMON)} = 33.2 \text{ k}\Omega$.

If current monitoring up to $I_{(FASTRIP)}$ is desired, $R_{(IMON)}$ can be reduced by a factor of 1.8 as shown Equation 5.


10.2.2.5 Setting Output Voltage Ramp Time—(t_{dVdT})

For a successful design, the junction temperature of the device must be kept below the absolute-maximum rating during dynamic (start-up) and steady state conditions. The dynamic power dissipation is often an order magnitude greater than the steady state power dissipation. It is important to determine the right start-up time and the in-rush current limit for the system to avoid thermal shutdown during start-up with and without load.

The ramp-up capacitor $C_{(dVdT)}$ is calculated considering the two possible cases:

10.2.2.5.1 Case1: Start-Up Without Load—Only Output Capacitance C(OUT) Draws Current During Start-Up

During start-up, as the output capacitor charges, the voltage difference across the internal FET decreases, and the power dissipation decreases. Typical ramp-up of the output voltage, inrush current and instantaneous power dissipated in the device during start-up are shown in Figure 51. The average power dissipated in the device during start-up is equal to the area of triangular plot (red curve in Figure 52) averaged over t_{dVdT} .



The inrush current is determined as shown in Equation 15.

$$I = C \times \frac{dV}{dT} \ge I(INRUSH) = C(OUT) \times \frac{V(IN)}{tdVdT}$$
 (15)

Average power dissipated during start-up is given by Equation 16.




$$PD(INRUSH) = 0.5 \times V(IN) \times I(INRUSH)$$

(16)

Equation 16 assumes that the load does not draw any current until the output voltage reaches its final value.

10.2.2.5.2 Case2: Start-Up With Load—Output Capacitance C_(OUT) and Load Draws Current During Start-Up

When the load draws current during the turn-on sequence, additional power is dissipated in the device. Considering a resistive load $R_{L(SU)}$ during start-up, typical ramp-up of output voltage, load current and the instantaneous power dissipation in the device are shown in Figure 53. Instantaneous power dissipation with respect to time is plotted in Figure 54. The additional power dissipation during start-up is calculated using Equation 17.



$$PD(LOAD) = \frac{1}{6} \times \frac{V(IN)^2}{RL(SU)}$$
(17)

Total power dissipated in the device during startup is given by Equation 18.

$$PD(STARTUP) = PD(INRUSH) + PD(LOAD)$$
(18)

Total current during startup is given by Equation 19.

$$I(STARTUP) = I(INRUSH) + IL(t)$$
(19)

For the design example under discussion,

Select the inrush current $I_{(INRUSH)} = 0.1$ A and calculate t_{dVdT} using Equation 20.

$$t(dVdT) = 2.2m \times \frac{24}{0.1} = 0.528s$$
 (20)

For a given start-up time, C_{dVdT} capacitance value is calculated using Equation 21.

$$C(\text{dVdT}) = \frac{t(\text{dVdT})}{8 \times 10^3 \times V(\text{IN})} = 2.7 \mu F$$

where

•
$$t_{(dVdT)} = 0.528 \text{ s}$$

• $V_{(IN)} = 24 \text{ V}$ (21)

Choose the closest standard value: 2.2µF/16V capacitor.

The inrush power dissipation is calculated, using Equation 22.



 $PD(INRUSH) = 0.5 \times V(IN) \times I(INRUSH) = 1.2W$

where

•
$$V_{(IN)} = 24 \text{ V}$$

• $I_{(INRUSH)} = 0.1 \text{ A}$ (22)

Considering the start-up with $48-\Omega$ load, the additional power dissipation, is calculated using Equation 23.

$$PD(LOAD) = \left(\frac{1}{6}\right) \times \frac{V(IN)^2}{RL(SU)} = 2W$$

where

•
$$V_{(IN)} = 24 \text{ V}$$

• $R_{L(SU)} = 48 \Omega$ (23)

The total device power dissipation during start up is given by Equation 24.

$$PD(STARTUP) = PD(INRUSH) + PD(LOAD) = 3.2W$$

where

•
$$P_{D(INRUSH)} = 1.2 \text{ W}$$

• $P_{D(LOAD)} = 2 \text{ W}$ (24)

The power dissipation with or without load, for a selected start-up time must not exceed the thermal shutdown limits as shown in Figure 55.

From the thermal shutdown limit graph, at T_A = 85°C, thermal shutdown time for 3.2 W is close to 28000 ms. It is safe to have a minimum 30% margin to allow for variation of the system parameters such as load, component tolerance, input voltage and layout. Selected 2.2 μ F C_{dVdT} capacitor and 528 ms start-up time (t_{dVdT}) are within limit for successful startup with 48 Ω load.

Higher value C_(dVdT) capacitor can be selected to further reduce the power dissipation during startup.





Figure 55. Thermal Shutdown Time vs Power Dissipation

10.2.2.5.3 Support Component Selections—R_{FLTb} and C_(IN)

The R_{FLTb} serves as pull-up for the open-drain fault output. The current sink by this pin must not exceed 10 mA (see the *Absolute Maximum Ratings* table). Typical resistance value in the range of 10 k Ω to 100 k Ω is recommended for R_{FLTb} . The C_{IN} is a local bypass capacitor to suppress noise at the input. Typical capacitance value in the range of 0.1 μ F to 1 μ F is recommended for $C_{(IN)}$.




10.2.3 Application Curves



Submit Documentation Feedback


Copyright © 2016, Texas Instruments Incorporated





10.3 System Examples

10.3.1 Acive ORing Operation



Copyright © 2016, Texas Instruments Incorporated

Figure 64. Active ORing Application Schematic

Figure 64 shows a typical redundant power supply configuration of the system. Schottky ORing diodes have been popular for connecting parallel power supplies, such as parallel operation of wall adapter with a battery or a hold-up storage capacitor. The disadvantage of using ORing diodes is high voltage drop and associated power loss. The TPS2660x with integrated, N-channel back to back FETs provide a simple and efficient solution.

A fast reverse comparator controls the internal FET and it is turned ON or OFF with hysteresis as shown in Figure 65. The internal FET is turned off within 1.5 μ s (typical) as soon as $V_{(IN)} - V_{(OUT)}$ falls below –110 mV. It turns on within 40 μ s (typical) once the differential forward voltage $V_{(IN)} - V_{(OUT)}$ exceeds 100 mV. Figure 66 and Figure 67 show typical switch-over waveforms of Active ORing implementation using the TPS26600.

System Examples (continued)





Figure 65. Active ORing Thresholds



NOTE

All control pins of the un-powered TPS2660x device in the Active ORing configuration will measure approximately $0.7~\rm V$ drop with respect to GND. The system micro-controller should ignore IMON and $\overline{\rm FLT}$ pin voltage measurements of this device when these signals are being monitored.



System Examples (continued)

10.3.2 Field Supply Protection in PLC, DCS I/O Modules




Figure 68. Power Delivery Circuit Block Diagram in I/O Modules

The PLC or Distributed Control System (DCS) I/O modules are often connected to an external field power supply to support higher power requirements of the field loads like sensors and actuators. Power-supply faults or miswiring can damage the loads or cause the loads not to operate correctly. The TPS2660x can be used as a front end protection circuit to protect and provide stable supply to the field loads. Under voltage, Over voltage and reverse polarity protection features of the TPS2660x prevent the loads to experience voltages outside the operating range, which can permanently damage the loads.

Field power supply is often connected to multiple I/O modules and is capable of delivering more current than a single I/O module can handle. Over current protection scheme of the TPS2660x limits the current from the power supply to the module so that the maximum current does not rise above what the board is designed for. Fast short circuit protection scheme isolates the faulty load from the field supply quickly and prevents the field supply to dip and cause interrupts in the other I/O modules connected to the same field supply. High accurate (±5% at 1 A) current limit facilitates more I/O modules to be connected to field supply. Load current monitor (IMON) and fault indication (FLT) features facilitate continuous load monitoring.

The TPS2660x also acts as a smart diode with protection against reverse current during output side mis-wiring. Reverse current can potentially damage the field power supply and cause the I/O modules to run hot or may cause permanent damage.

If the field power supply is connected in reverse polarity (which is not unlikely as field power supplies are usually connected with screw terminals), field loads can permanently get damaged due to the reverse voltage. The reverse polarity protection feature of the TPS2660x prevents the reverse voltage to appear at the load side.



System Examples (continued)

10.3.3 Simple 24-V Power Supply Path Protection

With the TPS2660x, a simple 24-V power supply path protection can be realized using a minimum of three external components as shown in the schematic diagram in Figure 69. The external components required are: a $R_{(ILIM)}$ resistor to program the current limit, $C_{(IN)}$ and $C_{(OUT)}$ capacitors.




Figure 69. TPS26600 Configured for a Simple 24-V Supply Path Protection

Protection features with this configuration include:

- Load and device protection from reverse input polarity fault down to -60V
- 15 V (typical) rising under voltage lock-out threshold
- 33 V (typical) rising over voltage cut-off threshold
- Protection from 60 V from the external SELV supply
- Inrush current control with 24V/1.6 ms output voltage slew rate
- Reverse Current Blocking
- · Accurate current limiting with Auto-Retry

10.4 Do's and Don'ts

- Do not connect RTN to GND. Connecting RTN to GND disables the Reverse Polarity protection feature
- Do connect the TPS2660x support components R_(ILIM), C_(dVdT), R_(IMON), R_(MODE) and UVLO, OVP resistors with
 respect to RTN pin
- Do connect device PowerPAD to the RTN plane for an enhanced thermal performance



11 Power Supply Recommendations

The TPS2660x eFuse is designed for the supply voltage range of 4.2 V \leq V_{IN} \leq 55 V. If the input supply is located more than a few inches from the device, an input ceramic bypass capacitor higher than 0.1 μ F is recommended. Power supply must be rated higher than the current limit set to avoid voltage droops during over current and short circuit conditions.

11.1 Transient Protection

In case of short circuit and over load current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on value of inductance in series to the input or output of the device. Such transients can exceed the *Absolute Maximum Ratings* of the device if steps are not taken to address the issue.

Typical methods for addressing transients include

- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane
- Schottky diode across the output to absorb negative spikes
- A low value ceramic capacitor ($C_{(IN)}$ to approximately 0.1 μF) to absorb the energy and dampen the transients.

The approximate value of input capacitance can be estimated with Equation 25.

$$V_{\text{spike(Absolute)}} = V_{\text{(IN)}} + I_{\text{(Load)}} \times \sqrt{\frac{L_{\text{(IN)}}}{C_{\text{(IN)}}}}$$


where

- V_(IN) is the nominal supply voltage
- I_(LOAD) is the load current,
- L_(IN) equals the effective inductance seen looking into the source
- C_(IN) is the capacitance present at the input

(25)

Some applications may require additional Transient Voltage Suppressor (TVS) to prevent transients from exceeding the *Absolute Maximum Ratings* of the device. These transients can occur during positive and negative surge tests on the supply lines. In such applications it is recommended to place atleast 1 μ F of input capacitor to limit the falling slew rate of the input voltage within a maximum of 20 V/ μ s

The circuit implementation with optional protection components (a ceramic capacitor, TVS and schottky diode) is shown in Figure 70.



^{*} Optional components needed for suppression of transients

Figure 70. Circuit Implementation with Optional Protection Components



12 Layout

12.1 Layout Guidelines

- For all the applications, a 0.1 μF or higher value ceramic decoupling capacitor is recommended between IN terminal and GND.
- The optimum placement of decoupling capacitor is closest to the IN and GND terminals of the device. Care
 must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the
 GND terminal of the IC. See Figure 71 and Figure 72 for PCB layout examples with HTSSOP and VQFN
 packages respectively.
- High current carrying power path connections must be as short as possible and must be sized to carry atleast twice the full-load current.
- RTN, which is the reference ground for the device must be a copper plane or island.
- Locate all the TPS2660x support components R_(ILIM), C_(dVdT), R_(IMON), and MODE, UVLO, OVP resistors close to their connection pin. Connect the other end of the component to the RTN with shortest trace length.
- The trace routing for the R_{ILIM} and R_(IMON) components to the device must be as short as possible to reduce parasitic effects on the current limit and current monitoring accuracy. These traces must not have any coupling to switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the
 device they are intended to protect, and routed with short traces to reduce inductance. For example, a
 protection Schottky diode is recommended to address negative transients due to switching of inductive loads,
 and it must be physically close to the OUT and GND pins.
- Thermal Considerations: When properly mounted, the PowerPAD package provides significantly greater cooling ability. To operate at rated power, the PowerPAD must be soldered directly to the board RTN plane directly under the device. Other planes, such as the bottom side of the circuit board can be used to increase heat sinking in higher current applications. Designs that do not need reverse input polarity protection can have RTN, GND and PowerPAD connected together. PowerPAD in these designs can be connected to the PCB ground plane.



12.2 Layout Example




Figure 71. Typical PCB Layout Example with HTSSOP Package with a 2 Layer PCB



Layout Example (continued)

Top Layer

Bottom layer GND plane

Top Layer RTN Plane

Track in bottom layer

Bottom Layer RTN Plane




Figure 72. Typical PCB Layout Example with VQFN Package with a 2 Layer PCB



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

TPS26600-02EVM: Evaluation Module for TPS2660x User's Guide, SLVUAV3

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





12-Jan-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS26600PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	26600	Samples
TPS26600PWPT	ACTIVE	HTSSOP	PWP	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	26600	Samples
TPS26600RHFR	PREVIEW	VQFN	RHF	24	3000	TBD	Call TI	Call TI	-40 to 125		
TPS26600RHFT	PREVIEW	VQFN	RHF	24	250	TBD	Call TI	Call TI	-40 to 125		
TPS26601RHFR	PREVIEW	VQFN	RHF	24	3000	TBD	Call TI	Call TI	-40 to 125		
TPS26601RHFT	PREVIEW	VQFN	RHF	24	3000	TBD	Call TI	Call TI	-40 to 125		
TPS26602PWPR	ACTIVE	HTSSOP	PWP	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	26602	Samples
TPS26602PWPT	ACTIVE	HTSSOP	PWP	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	26602	Samples
TPS26602RHFR	PREVIEW	VQFN	RHF	24	3000	TBD	Call TI	Call TI	-40 to 125		
TPS26602RHFT	PREVIEW	VQFN	RHF	24	3000	TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

12-Jan-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Sep-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficults are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS26600PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS26600PWPT	HTSSOP	PWP	16	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS26602PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS26602PWPT	HTSSOP	PWP	16	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 10-Sep-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS26600PWPR	HTSSOP	PWP	16	2000	367.0	367.0	38.0
TPS26600PWPT	HTSSOP	PWP	16	250	210.0	185.0	35.0
TPS26602PWPR	HTSSOP	PWP	16	2000	367.0	367.0	38.0
TPS26602PWPT	HTSSOP	PWP	16	250	210.0	185.0	35.0

PWP (R-PDSO-G16)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G16) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-58/AO 01/16


NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



RHF (R-PVQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated