### TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion
   ... 0.003% Typ

Low Noise

 $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$  Typ at f = 1 kHz

- High Input Impedance . . . JFET Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate . . . 13 V/μs Typ
- Common-Mode Input Voltage Range Includes V<sub>CC+</sub>

#### description/ordering information

The JFET-input operational amplifiers in the TL07x series are similar to the TL08x series, with low input bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07x series ideally suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip.

The C-suffix devices are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. The I-suffix devices are characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C. The M-suffix devices are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### description/ordering information (continued)

#### **ORDERING INFORMATION**

TA	V <sub>IO</sub> max AT 25°C	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
		DDID (D)	Tube of 50	TL071CP	TL071CP
		PDIP (P)	Tube of 50	TL072CP	TL072CP
		PDIP (N)	Tube of 25	TL074CN	TL074CN
			Tube of 75	TL071CD	TI 0740
			Reel of 2500	TL071CDR	TL071C
		COIC (D)	Tube of 75	TL072CD	TI 0700
		SOIC (D)	Reel of 2500	TL072CDR	TL072C
	10 mV		Tube of 50	TL074CD	TI 0740
			Reel of 2500	TL074CDR	TL074C
		SOP (NS)	Reel of 2000	TL074CNSR	TL074
		000 (00)	Reel of 2000	TL071CPSR	TL071
		SOP (PS)	Reel of 2000	TL072CPSR	T072
			Reel of 2000	TL072CPWR	T072
		TSSOP (PW)	Tube of 90	TL074CPW	T074
			Reel of 2000	TL074CPWR	T074
		DDID (D)	Tube of 50 TL071ACP		TL071ACP
		PDIP (P)	Tube of 50	TL072ACP	TL072ACP
000 to 7000		PDIP (N)	Tube of 25	TL074ACN	TL074ACN
0°C to 70°C			Tube of 75	TL071ACD	07440
			Reel of 2500	TL071ACDR	071AC
	6 mV	0010 (D)	Tube of 75	TL072ACD	07040
		SOIC (D)	Reel of 2500	TL072ACDR	072AC
			Tube of 50	TL074ACD	TI 0744 C
			Reel of 2500	TL074ACDR	TL074AC
		SOP (PS)	Reel of 2000	TL072ACPSR	T072A
		SOP (NS)	Reel of 2000	TL074ACNSR	TL074A
		DDID (D)	Tube of 50	TL071BCP	TL071BCP
		PDIP (P)	Tube of 50	TL072BCP	TL072BCP
		PDIP (N)	Tube of 25	TL074BCN	TL074BCN
			Tube of 75	TL071BCD	071BC
	3 mV		Reel of 2500	TL071BCDR	UTIBO
	JIIIV	SOIC (D)	Tube of 75	TL072BCD	072BC
		3010 (D)	Reel of 2500	TL072BCDR	UZDC
			Tube of 50	TL074BCD	TI 074BC
			Reel of 2500	TL074BCDR	TL074BC
		SOP (NS)	Reel of 2000	TL074BCNSR	TL074B

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



#### description/ordering information (continued)

#### **ORDERING INFORMATION**


TA	V <sub>IO</sub> max AT 25°C	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		PDIP (P)		TL071IP	TL071IP
		PDIP (P)	Tube of 50	TL072IP	TL072IP
		PDIP (N)	Tube of 25	TL074IN	TL074IN
			Tube of 75	TL071ID	TI 0741
-40°C to 85°C	6 mV		Reel of 2500	TL071IDR	TL071I
		SOIC (D)	Tube of 75	TL072ID	TI 0701
			Reel of 2500	TL072IDR	TL072I
			Tube of 50	TL074ID	TI 0741
			Reel of 2500	TL074IDR	TL074I
		CDIP (JG)	Tube of 50	TL072MJGB	TL072MJGB
	6 mV	CFP (U)	Tube of 150	TL072MUB	TL072MUB
EE°C to 125°C		LCCC (FK)	Tube of 55	TL072MFKB	TL072MFKB
–55°C to 125°C		CDIP (J)	Tube of 25	TL074MJB	TL074MJB
	9 mV	CFP (W)	Tube of 25	TL074MWB	TL074MWB
		LCCC (FK) Tube of 55		TL074MFKB	TL074MFKB

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



### TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005




NC - No internal connection

#### symbols





#### schematic (each amplifier)



All component values shown are nominal.

COMPONENT COUNT <sup>†</sup>										
COMPONENT TL071 TL072 TL074										
Resistors	11	22	44							
Transistors	14	28	56							
JFET	2	4	6							
Diodes	1	2	4							
Capacitors 1 2 4										
epi-FET	1	2	4							

<sup>†</sup> Includes bias and trim circuitry



#### TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (see Note 1): V <sub>CC+</sub>		18 V
V <sub>CC</sub>		–18 V
Differential input voltage, V <sub>ID</sub> (see Note 2)		
Input voltage, V <sub>I</sub> (see Notes 1 and 3)		
Duration of output short circuit (see Note 4)		
Package thermal impedance, θ <sub>JA</sub> (see Notes 5 and 6):	D package (8 pin)	97°C/W
,	D package (14 pin)	86°C/W
	N package	
	NS package	
	P package	
	PS package	
	PW package (8 pin)	
	PW package (14 pin)	113°C/W
	U package	185°C/W
Package thermal impedance, $\theta_{JC}$ (see Notes 7 and 8):	FK package	5.61°C/W
	J package	. 15.05°C/W
	JG package	14.5°C/W
	W package	. 14.65°C/W
Operating virtual junction temperature, T <sub>J</sub>		150°C
Case temperature for 60 seconds: FK package		260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10		
Storage temperature range, T <sub>stg</sub>		5°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.
  - 2. Differential voltages are at IN+, with respect to IN-.
  - 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
  - 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.
  - 5. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
  - 6. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 7. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JC}$ , and  $T_C$ . The maximum allowable power dissipation at any allowable case temperature is  $P_D = (T_J(max) T_C)/\theta_{JC}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
  - 8. The package thermal impedance is calculated in accordance with MIL-STD-883.



# TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

뜅

V/m/V

MHz

C

쁑

용

mA

2.5

μV/°C

Ν

β

100

nA

20

>

>

βĄ

200

'n

L N N

MAX

All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is  $T_A = 0^{\circ}C$  to  $70^{\circ}C$  for  $71^{\circ}C$ ,  $71^{\circ}C$ ,

### TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS

SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

#### electrical characteristics, $V_{CC\pm}$ = ±15 V (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS†	T <sub>A</sub> ‡		TL071M TL072M			TL074M		UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
V/	Innut offeet veltege	\/- 0	D- F0.0	25°C		3	6		3	9	mV
VIO	Input offset voltage	$V_{O} = 0,$	$R_S = 50 \Omega$	Full range			9			15	IIIV
αVio	Temperature coefficient of input offset voltage	V <sub>O</sub> = 0,	$R_S = 50 \Omega$	Full range		18			18		μV/°C
1	Input offset current	\/- 0		25°C		5	100		5	100	pА
lio	input onset current	VO = 0		Full range			20			20	nA
l	Input bias current‡	V <sub>O</sub> = 0		25°C		65	200		65	200	pA
IB	input bias current+	ΛQ = 0					50			50	nA
VICR	Common-mode input voltage range			25°C	±11	-12 to 15		±11	-12 to 15		V
		$R_L = 10 \text{ k}\Omega$		25°C	±12	±13.5		±12	±13.5		
VOM	Maximum peak output voltage swing	$R_L \ge 10 \text{ k}\Omega$		F. II	±12			±12			V
	voltage swilig	$R_L \ge 2 k\Omega$		Full range	±10			±10			
Δ	Large-signal differential	\/- \140\/	D. > 0 kO	25°C	35	200		35	200		V/mV
AVD	voltage amplification	$V_0 = \pm 10 \text{ V},$	K		15			15			V/IIIV
B <sub>1</sub>	Unity-gain bandwidth	T <sub>A</sub> = 25°C				3			3		MHz
rį	Input resistance	T <sub>A</sub> = 25°C				1012			1012		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR} m$ $V_{O} = 0$ ,		25°C	80	86		80	86		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio ( $\Delta V_{CC\pm}/\Delta V_{IO}$ )	$V_{CC} = \pm 9 V t$ $V_{O} = 0$ ,		25°C	80	86		80	86		dB
Icc	Supply current (each amplifier)	V <sub>O</sub> = 0,	No load	25°C		1.4	2.5		1.4	2.5	mA
V <sub>O1</sub> /V <sub>O2</sub>	Crosstalk attenuation	$A_{VD} = 100$		25°C		120			120		dB

<sup>†</sup> Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 4. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.



<sup>‡</sup> All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is  $T_A = -55^{\circ}C$  to  $125^{\circ}C$ .

SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

#### operating characteristics, $V_{CC\pm}$ = ±15 V, $T_A$ = 25°C

	DADAMETED	TEOT 00	TEST CONDITIONS		L07xM		ALL OTHERS			UNIT
	PARAMETER	l lesi co	MULLIONS	MIN	TYP	MAX	MIN TYP MAX		UNII	
SR	Slew rate at unity gain	V <sub>I</sub> = 10 V, C <sub>L</sub> = 100 pF,	$R_L = 2 k\Omega$ , See Figure 1	5	13		8	13		V/μs
_	Rise-time overshoot	V <sub>I</sub> = 20 mV,	$R_L = 2 k\Omega$ ,		0.1			0.1		μs
τr	factor	$C_L = 100 pF$ ,	See Figure 1		20%			20%		
.,	Equivalent input noise	D 00.0	f = 1 kHz		18			18		nV/√ <del>Hz</del>
Vn	voltage	$R_S = 20 \Omega$	f = 10 Hz to 10 kHz		4			4		μV
In	Equivalent input noise current	$R_S = 20 \Omega$ ,	f = 1 kHz		0.01			0.01		pA/√ <del>Hz</del>
THD	Total harmonic distortion	$V_{l}rms = 6 V,$ $R_{L} \ge 2 k\Omega,$ $f = 1 kHz$	AVD = 1, $RS \le 1 \text{ k}\Omega,$		0.003 %		(	).003%		_

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Unity-Gain Amplifier




Figure 2. Gain-of-10 Inverting Amplifier




Figure 3. Input Offset-Voltage Null Circuit

# TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIERS SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

#### **TYPICAL CHARACTERISTICS**


#### **Table of Graphs**


			FIGURE
I <sub>IB</sub>	Input bias current	vs Free-air temperature	4
V <sub>OM</sub>	Maximum output voltage	vs Frequency vs Free-air temperature vs Load resistance vs Supply voltage	5, 6, 7 8 9 10
A <sub>VD</sub>	Large-signal differential voltage amplification	vs Free-air temperature vs Frequency	11 12
	Phase shift	vs Frequency	12
	Normalized unity-gain bandwidth	vs Free-air temperature	13
	Normalized phase shift	vs Free-air temperature	13
CMRR	Common-mode rejection ratio	vs Free-air temperature	14
Icc	Supply current	vs Supply voltage vs Free-air temperature	15 16
PD	Total power dissipation	vs Free-air temperature	17
	Normalized slew rate	vs Free-air temperature	18
Vn	Equivalent input noise voltage	vs Frequency	19
THD	Total harmonic distortion	vs Frequency	20
	Large-signal pulse response	vs Time	21
٧o	Output voltage	vs Elapsed time	22




SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005


#### TYPICAL CHARACTERISTICS<sup>†</sup>





.







<sup>†</sup>Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





#### TYPICAL CHARACTERISTICS<sup>†</sup>











<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

#### TYPICAL CHARACTERISTICS<sup>†</sup>

### LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 12

#### NORMALIZED UNITY-GAIN BANDWIDTH AND PHASE SHIFT




Figure 13

<sup>†</sup>Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



#### TYPICAL CHARACTERISTICS<sup>†</sup>

#### **COMMON-MODE REJECTION RATIO** FREE-AIR TEMPERATURE 89 $V_{CC\pm} = \pm 15 V$ CMRR - Common-Mode Rejection Ratio - dB $R_L = 10 \text{ k}\Omega$ 88 87 86 85 84 -75 -50 25 50 75 100 125 $T_A$ – Free-Air Temperature – $^{\circ}C$

Figure 14




Figure 16





Figure 15



†Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

#### **TYPICAL CHARACTERISTICS**

#### **NORMALIZED SLEW RATE** FREE-AIR TEMPERATURE 1.15 $V_{CC\pm} = \pm 15 V$ $R_L = 2 k\Omega$ 1.10 $C_{L} = 100 \text{ pF}$ Normalized Slew Rate - V/µs 1.05 1 0.95 0.90 0.85 -75 -50 -25 50 100 125

Figure 18

 $T_A$  – Free-Air Temperature –  $^{\circ}C$ 




Figure 20




Figure 19




Figure 21



#### SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

#### **TYPICAL CHARACTERISTICS**

#### **OUTPUT VOLTAGE ELAPSED TIME** 28 24 Overshoot V<sub>O</sub> - Output Voltage - mV 20 90% 16 12 8 4 10% $V_{CC\pm}$ = ±15 V $R_L = 2 k\Omega$ 0 T<sub>A</sub> = 25°C 0.2 0.3 0.4 0.5 0.6 $\textbf{t-Elapsed Time-} \mu \textbf{s}$

Figure 22



SLOS080J – SEPTEMBER 1978 – REVISED MARCH 2005

#### **APPLICATION INFORMATION**

#### **Table of Application Diagrams**

APPLICATION DIAGRAM	PART NUMBER	FIGURE
0.5-Hz square-wave oscillator	TL071	23
High-Q notch filter	TL071	24
Audio-distribution amplifier	TL074	25
100-kHz quadrature oscillator	TL072	26
AC amplifier	TL071	27




Figure 23. 0.5-Hz Square-Wave Oscillator

Figure 24. High-Q Notch Filter





Figure 25. Audio-Distribution Amplifier



SLOS080J - SEPTEMBER 1978 - REVISED MARCH 2005

#### **APPLICATION INFORMATION**



NOTE A: These resistor values may be adjusted for a symmetrical output.

Figure 26. 100-kHz Quadrature Oscillator




Figure 27. AC Amplifier





www.ti.com 11-Nov-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
8102304HA	OBSOLETE			10		TBD	Call TI	Call TI
81023052A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
8102305HA	ACTIVE	CFP	U	10	1	TBD	A42	N / A for Pkg Type
8102305PA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type
81023062A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
8102306CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
8102306DA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type
JM38510/11905BPA	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type
JM38510/11906BCA	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
TL071ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071ACDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071ACDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071ACP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL071ACPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL071BCD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071BCDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071BCDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071BCDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071BCDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071BCDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071BCP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL071BCPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL071CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071CDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL071CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM



Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp
						no Sb/Br)		
TL071CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TL071CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TL071CP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL071CPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL071CPSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL071CPSRE4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL071CPSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL071CPWLE	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI
TL071ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL071IDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL071IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL071IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL071IDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL071IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL071IJG	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI
TL071IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL071IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL071MFKB	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
TL071MJG	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI
TL071MJGB	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI
TL072ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL072ACDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL072ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL072ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL072ACDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL072ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL072ACJG	OBSOLETE	CDIP	JG	8		TBD	Call TI	Call TI
TL072ACP	ACTIVE	PDIP	Р	8	50	Pb-Free	CU NIPDAU	N / A for Pkg Type



TL072ACPE4	Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TL072ACPSRE							(RoHS)		
TL072ACPSRE4	TL072ACPE4	ACTIVE	PDIP	Р	8	50		CU NIPDAU	N / A for Pkg Type
TL072ACPSRG4	TL072ACPSR	ACTIVE	SO	PS	8	2000		CU NIPDAU	Level-1-260C-UNLIM
TL072BCD	TL072ACPSRE4	ACTIVE	SO	PS	8	2000		CU NIPDAU	Level-1-260C-UNLIM
TL072BCDE4	TL072ACPSRG4	ACTIVE	SO	PS	8	2000		CU NIPDAU	Level-1-260C-UNLIM
TL072BCDG4	TL072BCD	ACTIVE	SOIC	D	8	75		CU NIPDAU	Level-1-260C-UNLIM
TL072BCDR	TL072BCDE4	ACTIVE	SOIC	D	8	75		CU NIPDAU	Level-1-260C-UNLIM
TL072BCDRE4	TL072BCDG4	ACTIVE	SOIC	D	8	75		CU NIPDAU	Level-1-260C-UNLIM
TL072BCDRG4	TL072BCDR	ACTIVE	SOIC	D	8	2500	,	CU NIPDAU	Level-1-260C-UNLIM
TL072BCP	TL072BCDRE4	ACTIVE	SOIC	D	8	2500		CU NIPDAU	Level-1-260C-UNLIM
TL072BCPE4	TL072BCDRG4	ACTIVE	SOIC	D	8	2500		CU NIPDAU	Level-1-260C-UNLIM
TL072CDE4	TL072BCP	ACTIVE	PDIP	Р	8	50		CU NIPDAU	N / A for Pkg Type
TL072CDE4	TL072BCPE4	ACTIVE	PDIP	Р	8	50		CU NIPDAU	N / A for Pkg Type
TL072CDG4	TL072CD	ACTIVE	SOIC	D	8	75		CU NIPDAU	Level-1-260C-UNLIM
TL072CDR	TL072CDE4	ACTIVE	SOIC	D	8	75		CU NIPDAU	Level-1-260C-UNLIM
TL072CDRE4	TL072CDG4	ACTIVE	SOIC	D	8	75		CU NIPDAU	Level-1-260C-UNLIM
TL072CPG4	TL072CDR	ACTIVE	SOIC	D	8	2500		CU NIPDAU	Level-1-260C-UNLIM
TL072CP	TL072CDRE4	ACTIVE	SOIC	D	8	2500		CU NIPDAU	Level-1-260C-UNLIM
TL072CPE4	TL072CDRG4	ACTIVE	SOIC	D	8	2500		CU NIPDAU	Level-1-260C-UNLIM
TL072CPSLE   OBSOLETE   SO   PS   8   TBD   Call TI   Call TI	TL072CP	ACTIVE	PDIP	Р	8	50		CU NIPDAU	N / A for Pkg Type
TL072CPSLE         OBSOLETE         SO         PS         8         TBD         Call TI         Call TI           TL072CPSR         ACTIVE         SO         PS         8         2000         Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)           TL072CPSRE4         ACTIVE         SO         PS         8         2000         Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)           TL072CPSRG4         ACTIVE         SO         PS         8         2000         Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)           TL072CPWR         ACTIVE         TSSOP         PW         8         2000         Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	TL072CPE4	ACTIVE	PDIP	Р	8	50		CU NIPDAU	N / A for Pkg Type
TL072CPSR         ACTIVE         SO         PS         8         2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)           TL072CPSRE4         ACTIVE         SO         PS         8         2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)           TL072CPSRG4         ACTIVE         SO         PS         8         2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)           TL072CPWR         ACTIVE         TSSOP         PW         8         2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	TL072CPSLE	OBSOLETE	SO	PS	8			Call TI	Call TI
TL072CPSRE4         ACTIVE         SO         PS         8         2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)           TL072CPSRG4         ACTIVE         SO         PS         8         2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)           TL072CPWR         ACTIVE         TSSOP         PW         8         2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	TL072CPSR					2000	•		
TL072CPSRG4 ACTIVE SO PS 8 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)  TL072CPWR ACTIVE TSSOP PW 8 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	TL072CPSRE4	ACTIVE	SO	PS	8	2000		CU NIPDAU	Level-1-260C-UNLIM
TL072CPWR ACTIVE TSSOP PW 8 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	TL072CPSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM
·	TL072CPWR	ACTIVE	TSSOP	PW	8	2000		CU NIPDAU	Level-1-260C-UNLIM
	TL072CPWRE4	ACTIVE	TSSOP	PW	8	2000		CU NIPDAU	Level-1-260C-UNLIM



Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp
						no Sb/Br)		
TL072CPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TL072ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TL072IDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TL072IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
TL072IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL072IDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL072IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL072IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL072IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL072MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
TL072MJG	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type
TL072MJGB	ACTIVE	CDIP	JG	8	1	TBD	A42	N / A for Pkg Type
TL072MUB	ACTIVE	CFP	U	10	1	TBD	A42	N / A for Pkg Type
TL074ACD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL074ACDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL074ACDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL074ACDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL074ACDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL074ACDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL074ACJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
TL074ACN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL074ACNE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL074ACNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL074ACNSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL074ACNSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
TL074BCD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL
TL074BCDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNL



Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
TL074BCDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074BCDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074BCDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074BCDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074BCN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL074BCNE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL074CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL074CNE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL074CNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CNSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CNSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CPWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CPWLE	OBSOLETE	TSSOP	PW	14		TBD	Call TI	Call TI
TL074CPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CPWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074CPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074IDE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

11-Nov-2009 www.ti.com

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
TL074IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074IDRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TL074IJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
TL074IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL074INE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
TL074MFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
TL074MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
TL074MJ	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
TL074MJB	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type
TL074MWB	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Aug-2009

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
D1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL071ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL071BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL071CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL071CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL071CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL071IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL072ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL072ACPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL072BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL072CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL072CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL072CPSR	SO	PS	8	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
TL072CPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL072IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL072IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL074ACDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL074ACNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TL074BCDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

#### **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Aug-2009

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL074CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL074CNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TL074CPWR	TSSOP	PW	14	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1
TL074IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL071ACDR	SOIC	D	8	2500	340.5	338.1	20.6
TL071BCDR	SOIC	D	8	2500	340.5	338.1	20.6
TL071CDR	SOIC	D	8	2500	346.0	346.0	29.0
TL071CDR	SOIC	D	8	2500	340.5	338.1	20.6
TL071CPSR	SO	PS	8	2000	346.0	346.0	33.0
TL071IDR	SOIC	D	8	2500	340.5	338.1	20.6
TL072ACDR	SOIC	D	8	2500	340.5	338.1	20.6
TL072ACPSR	SO	PS	8	2000	346.0	346.0	33.0
TL072BCDR	SOIC	D	8	2500	340.5	338.1	20.6
TL072CDR	SOIC	D	8	2500	346.0	346.0	29.0
TL072CDR	SOIC	D	8	2500	340.5	338.1	20.6
TL072CPSR	SO	PS	8	2000	346.0	346.0	33.0
TL072CPWR	TSSOP	PW	8	2000	346.0	346.0	29.0



#### **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Aug-2009

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL072IDR	SOIC	D	8	2500	340.5	338.1	20.6
TL072IDR	SOIC	D	8	2500	346.0	346.0	29.0
TL074ACDR	SOIC	D	14	2500	333.2	345.9	28.6
TL074ACNSR	SO	NS	14	2000	346.0	346.0	33.0
TL074BCDR	SOIC	D	14	2500	333.2	345.9	28.6
TL074CDR	SOIC	D	14	2500	333.2	345.9	28.6
TL074CNSR	SO	NS	14	2000	346.0	346.0	33.0
TL074CPWR	TSSOP	PW	14	2000	346.0	346.0	29.0
TL074IDR	SOIC	D	14	2500	333.2	345.9	28.6

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### **MECHANICAL DATA**

#### NS (R-PDSO-G\*\*)

#### 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



#### D (R-PDSO-G14)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### D (R-PDSO-G8)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



#### W (R-GDFP-F14)

#### CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



#### P (R-PDIP-T8)

#### PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to  $http://www.ti.com/sc/docs/package/pkg\_info.htm$ 

#### JG (R-GDIP-T8)

#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

#### U (S-GDFP-F10)

#### CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F10 and JEDEC MO-092AA



#### N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated