

ARM Core Cortex-M4 (AT520/AT521) Errata Notice

This document contains the errata known at the date of issue for release r0p1 of the Cortex-M4 (AT520) and Cortex-M4 with FPU (AT521) products.

## **Proprietary notice**

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

# **Document confidentiality status**

This document is Non Confidential.

### Web address

http://www.arm.com/

# Feedback on the product

If you have any comments or suggestions about this product, contact your supplier giving:

- The product name
- A concise explanation of your comments.

### Feedback on this document

If you have any comments on about this document, please send email to mailto:support-cores@arm.com giving:

- The document title
- The documents number
- The page number(s) to which your comments refer
- A concise explanation of your comments

General suggestion for additions and improvements are also welcome.

Cortex-M4 (AT520/AT521)

Document Revision **1.0** 

# **Contents**

INTRO	DUCTION	5	
ERRAT	A SUMMARY TABLE	6	
ERRATA PRESENT ON RELEASE R0P1			
752	2770: Interrupted loads to SP can cause erroneous behaviour	7	

# Introduction

# Scope

This document describes errata categorised by level of severity. Each description includes:

- a unique defect tracking identifier
- the current status of the defect
- where the implementation deviates from the specification and the conditions under which erroneous behavior occurs
- the implications of the erratum with respect to typical applications
- the application and limitations of a 'work-around' where possible

# **Categorisation of Errata**

Errata recorded in this document are split into three levels of severity:

- Category 1 Behavior that is impossible to work around and that severely restricts the use of the product in all, or the majority of applications, rendering the device unusable.
- Category 2 Behavior that contravenes the specified behavior and that might limit or severely impair the intended use of specified features, but does not render the product unusable in all or the majority of applications.
- Category 3 Behavior that was not the originally intended behavior but should not cause any problems in applications.

# **Errata Summary Table**

The errata associated with this product affect product versions as below.

A cell shown thus **X** indicates that the defect affects the revision shown at the top of that column.

ID	Cat	Summary of Erratum	r0p1
752770	Cat 2	Interrupted loads to SP can cause erroneous behaviour	Χ

# Errata present on release r0p1

# 752770: Interrupted loads to SP can cause erroneous behaviour

### **Status**

Affects: product Cortex-M4, Cortex-M4 with FPU.

Fault status: Cat 2, Present in: r0p1, Open.

### **Description**

If an interrupt occurs during the data-phase of a single word load to the stack-pointer (SP/R13), erroneous behaviour can occur. In all cases, returning from the interrupt will result in the load instruction being executed an additional time. For all instructions performing an update to the base register, the base register will be erroneously updated on each execution, resulting in the stack-pointer being loaded from an incorrect memory location.

The affected instructions that can result in the load transaction being repeated are:

- 1. LDR SP,[Rn],#imm
- 2. LDR SP,[Rn,#imm]!
- 3. LDR SP,[Rn,#imm]
- 4. LDR SP,[Rn]
- 5. LDR SP,[Rn,Rm]

The affected instructions that can result in the stack-pointer being loaded from an incorrect memory address are:

- 1. LDR SP,[Rn],#imm
- 2. LDR SP,[Rn,#imm]!

#### **Conditions**

- 1. An LDR is executed, with SP/R13 as the destination
- 2. The address for the LDR is successfully issued to the memory system
- 3. An interrupt is taken before the data has been returned and written to the stack-pointer.

### **Implications**

Unless the load is being performed to Device or Strongly-Ordered memory, there should be no implications from the repetition of the load. In the unlikely event that the load is being performed to Device or Strongly-Ordered memory, the repeated read can result in the final stack-pointer value being different than had only a single load been performed.

Interruption of the two write-back forms of the instruction can result in both the base register value and final stack-pointer value being incorrect. This can result in apparent stack corruption and subsequent unintended modification of memory.

Cortex-M4 (AT520/AT521)

Document Revision **1.0** 

**ARM Errata Notice** 

Date of Issue: 13-Oct-2011

### Workaround

Both issues may be worked around by replacing the direct load to the stack-pointer, with an intermediate load to a general-purpose register followed by a move to the stack-pointer.

If repeated reads are acceptable, then the base-update issue may be worked around by performing the stack-pointer load without the base increment followed by a subsequent ADD or SUB instruction to perform the appropriate update to the base register.