


Base Board Block Diagram Rev1.3



Daughter Board Host Interface Connectors

Peripheral Board Interface Connectors


Peripheral Board Connector Left

Peripheral Board Connector Right

Daughter Board Interface Connectors

Daughter Board Connector Left

Daughter Board Connector Right



Daughter Connector-Left side (J2)

ULP_GPIO_5	VDD_MOD
ULP_GPIO_4	GPIO_25
GPIO_10	ULP_GPIO_8
GPIO_12	ULP_GPIO_11
GPIO_15	ULP_GPIO_10
ULP_GPIO_6	UULP_GPIO_4
C_VDD	UULP_GPIO_1
ULP_GPIO_0	GPIO_34
ULP_GPIO_9	GPIO_33
ULP_GPIO_1	GPIO_32
GPIO_29	GPIO_31
GPIO_30	UULP_GPIO_3
GPIO_28	UULP_GPIO_2
GPIO_11	UULP_GPIO_0
GPIO_8	VDD_3V3
GPIO_7	GPIO_46
GPIO_9	GPIO_47
GPIO_6	GPIO_48
ULP_GPIO_7	GPIO_49
GPIO_26	GPIO_50
GPIO_27	GPIO_51
VINMOD	VDD_5V
	GPIO_16

Daughter Connector -Right Side (J3)


ULP_GPIO_15	GPIO_57
ULP_GPIO_14	GPIO_56
ULP_GPIO_13	GPIO_55
ULP_GPIO_12	GPIO_54
ULP_GPIO_3	GPIO_53
ULP_GPIO_2	GPIO_53
GPIO_13	USB_VBUS
GPIO_14	USB_DM
MCU_RESET_N	USB_DP
GPIO_17	USB_ID
GPIO_18	USB_AVDD_1P1
GPIO_19	USB_AVDD_3P3
GPIO_39	GPIO_35
GPIO_21	GPIO_36
GPIO_22	GPIO_37
GPIO_20	GPIO_38
GPIO_23	GPIO_42
GPIO_24	GPIO_43
GPIO_40	GPIO_44
GPIO_41	VDD_EXT
VDD_BB	GPIO_45
POC_IN	VOUPLDORF
SDIO_18_33	


Peripheral Connector-Left Side (J2)

GPIO_6	VDD_EXT
GPIO_7	GPIO_40
GPIO_8	GPIO_41
GPIO_9	GPIO_42
GPIO_10	GPIO_43
GPIO_11	GPIO_44
GPIO_12	GPIO_45
GPIO_13	GPIO_46
GPIO_14	GPIO_47
GPIO_15	GPIO_48
GPIO_16	GPIO_49
GPIO_17	GPIO_50
GPIO_18	GPIO_51
GPIO_19	GPIO_52
GPIO_20	GPIO_53
GPIO_21	GPIO_54
GPIO_22	GPIO_55
GPIO_23	GPIO_56
GPIO_24	GPIO_57
GPIO_35	VDD_5V
GPIO_36	VOUPLDORF
GPIO_37	
GPIO_38	
GPIO_39	

Peripheral Connector-Right Side (J13)

ULP_GPIO_3	UULP_GPIO_0
ULP_GPIO_4	UULP_GPIO_1
ULP_GPIO_5	UULP_GPIO_2
ULP_GPIO_6	UULP_GPIO_3
ULP_GPIO_7	UULP_GPIO_4
ULP_GPIO_8	
ULP_GPIO_9	
ULP_GPIO_10	
ULP_GPIO_11	VDD_5V
ULP_GPIO_13	DIE2_VOUPLDORF
ULP_GPIO_14	
ULP_GPIO_15	





REV 1.3

Driving Wireless Convergence®









Base Board (Single Die)

Size Document Number Rev

Block Diagram


Date: Friday, September 21, 2018 Sheet 1 of 6

Redpine Signals Confidential




Redpine Signals Confidential


USB SUPPLY SELECTION




USB - CDC SELECTION





Power Save modes handshake



JTAG




Peripheral Board Connector


Peripheral Board Connector
Left SidePeripheral Board Connector
Right Side

Note:: Ensure VCC On J13.A24 For SMIH Peripheral Card


LED GPIO's MUX With Peripherals




WAKE SWITCH




USER SWITCH



RGB LED



Optional













REV 1.3

Title	Base Board (Single Die)
-------	--------------------------------

Size	Document Number	Rev
	Peripheral Interface	
Date:	Friday, September 21, 2018	Sheet 3 of 6

Redpine Signals Confidential

UART GPIO's MUX With Peripherals














Redpine Signals Confidential

REV 1.3


Base Board (Single Die)

Size: Document Number: **UART MUX** Rev

Date: Friday, September 21, 2018 Sheet 4 of 6



Redpine Signals Confidential



REDPINE SIGNALS
Driving Wireless Convergence®

REV 1.3

Title: Base Board (Single Die)		
Size: Document Number	Power supply	Rev
Date: Friday, September 21, 2018	Sheet: 5	of 6