

X86_64 programming

Tutorial #1

CPSC 261

X86_64

- An extension of the IA32 (often called x86 – originated in the Intel 8086 processor) instruction set to 64 bits
- AMD defined it first
- Intel implemented it later

X86_64 data types

C declaration	Intel data type	GAS suffix	x86-64 Size (Bytes)
<code>char</code>	Byte	<code>b</code>	1
<code>short</code>	Word	<code>w</code>	2
<code>int</code>	Double word	<code>l</code>	4
<code>unsigned</code>	Double word	<code>l</code>	4
<code>long int</code>	Quad word	<code>q</code>	8
<code>unsigned long</code>	Quad word	<code>q</code>	8
<code>char *</code>	Quad word	<code>q</code>	8
<code>float</code>	Single precision	<code>s</code>	4
<code>double</code>	Double precision	<code>d</code>	8
<code>long double</code>	Extended precision	<code>t</code>	16

Basic properties

- Pointers and long integers are 64 bits long. Integer arithmetic operations support 8, 16, 32, and 64-bit data types.
- There are 16 general-purpose registers.
- Much of the program state is held in registers rather than on the stack. Integer and pointer procedure arguments (up to 6) are passed via registers. Some procedures do not need to access the stack at all.
- Conditional move instructions allow conditional operations to be implemented without traditional branching code.
- Floating-point operations are implemented using a register-oriented instruction set.

Registers

- 8 registers with strange names:
 - rax, rbx, rcx, rdx, rsi, rdi, rbp, rsp
- 8 more with “normal” names:
 - r8, r9, r10, r11, r12, r13, r14, r15
- All can be accessed at various sizes
 - 8, 16, 32, 64 bits
- rsp is the stack pointer
- rbp is the frame pointer (for some compilers)

63	31	15	8	7	0	
%rax	%eax	%ax	%ah	%al		Return value
%rbx	%ebx	%ax	%bh	%bl		Callee saved
%rcx	%ecx	%cx	%ch	%cl		4th argument
%rdx	%edx	%dx	%dh	%dl		3rd argument
%rsi	%esi	%si		%sil		2nd argument
%rdi	%edi	%di		%dil		1st argument
%rbp	%ebp	%bp		%bpl		Callee saved
%rsp	%esp	%sp		%spl		Stack pointer
%r8	%r8d	%r8w		%r8b		5th argument
%r9	%r9d	%r9w		%r9b		6th argument
%r10	%r10d	%r10w		%r10b		Callee saved
%r11	%r11d	%r11w		%r11b		Used for linking
%r12	%r12d	%r12w		%r12b		Unused for C
%r13	%r13d	%r13w		%r13b		Callee saved
%r14	%r14d	%r14w		%r14b		Callee saved
%r15	%r15d	%r15w		%r15b		Callee saved

Register strangenesses

- Moving a 32 bit value to a 64 bit register sets the higher order 32 bits to zero (doesn't sign extend!!)
- Moving a 8 or 16 bit value to a 64 bit register doesn't affect the higher order bits of the register

Integer instructions

Instruction		Effect	Description
<code>leaq</code>	S, D	$D \leftarrow \&S$	Load effective address
<code>incq</code>	D	$D \leftarrow D + 1$	Increment
<code>decq</code>	D	$D \leftarrow D - 1$	Decrement
<code>negq</code>	D	$D \leftarrow -D$	Negate
<code>notq</code>	D	$D \leftarrow \sim D$	Complement
<code>addq</code>	S, D	$D \leftarrow D + S$	Add
<code>subq</code>	S, D	$D \leftarrow D - S$	Subtract
<code>imulq</code>	S, D	$D \leftarrow D * S$	Multiply
<code>xorq</code>	S, D	$D \leftarrow D \wedge S$	Exclusive-or
<code>orq</code>	S, D	$D \leftarrow D \mid S$	Or
<code>andq</code>	S, D	$D \leftarrow D \& S$	And
<code>salq</code>	k, D	$D \leftarrow D \ll k$	Left shift
<code>shlq</code>	k, D	$D \leftarrow D \ll k$	Left shift (same as <code>salq</code>)
<code>sarq</code>	k, D	$D \leftarrow D \gg k$	Arithmetic right shift
<code>shrq</code>	k, D	$D \leftarrow D \gg k$	Logical right shift

Weird integer instructions

Instruction	Effect	Description
<code>imulq</code>	S	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$
<code>mulq</code>	S	$R[\%rdx]:R[\%rax] \leftarrow S \times R[\%rax]$
<code>cltq</code>		$R[\%rax] \leftarrow \text{SignExtend}(R[\%eax])$
<code>cqto</code>		$R[\%rdx]:R[\%rax] \leftarrow \text{SignExtend}(R[\%rax])$
<code>idivq</code>	S	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$
<code>divq</code>	S	$R[\%rdx] \leftarrow R[\%rdx]:R[\%rax] \bmod S;$ $R[\%rax] \leftarrow R[\%rdx]:R[\%rax] \div S$

Condition codes

- Single bit registers
 - CF Carry flag (for unsigned)
 - ZF Zero flag
 - SF Sign flag (for signed)
 - OF Overflow flag (for signed)

Compare instructions

Instruction		Based on	Description
<code>cmpq</code>	S_2, S_1	$S_1 - S_2$	Compare quad words
<code>testq</code>	S_2, S_1	$S_1 \& S_2$	Test quad word

Branches

jX	Condition	Description
jmp	1	Unconditional
jbe	ZF	Equal / Zero
jne	\sim ZF	Not Equal / Not Zero
js	SF	Negative
jns	\sim SF	Nonnegative
jg	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (Signed)
jge	$\sim (SF \wedge OF)$	Greater or Equal (Signed)
jl	$(SF \wedge OF)$	Less (Signed)
jle	$(SF \wedge OF) \mid ZF$	Less or Equal (Signed)
ja	$\sim CF \ \& \ \sim ZF$	Above (unsigned)
jb	CF	Below (unsigned)

Conditional moves

Instruction	Synonym	Move condition	Description
cmove S, D	cmovz	ZF	Equal / zero
cmovne S, D	cmovnz	\sim ZF	Not equal / not zero
cmovs S, D		SF	Negative
cmovns S, D		\sim SF	Nonnegative
cmovg S, D	cmovnl	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (signed >)
cmovge S, D	cmovnl	$\sim (SF \wedge OF)$	Greater or equal (signed >=)
cmovl S, D	cmovnge	$SF \wedge OF$	Less (signed <)
cmovle S, D	cmovng	$(SF \wedge OF) \mid ZF$	Less or equal (signed <=)
cmova S, D	cmovnbe	$\sim CF \ \& \ \sim ZF$	Above (unsigned >)
cmovae S, D	cmovnb	$\sim CF$	Above or equal (Unsigned >=)
cmovb S, D	cmovnae	CF	Below (unsigned <)
cmovbe S, D	cmovna	CF \mid ZF	below or equal (unsigned <=)

Procedure calls

- Arguments (up to the first six) are passed to procedures via registers.
- The call instruction stores a 64-bit return pointer on the stack.
- Many functions do not require a stack frame. Only functions that cannot keep all local variables in registers need to allocate space on the stack.
- Functions can access storage on the stack up to 128 bytes beyond (i.e., at a lower address than) the current value of the stack pointer.
- There is no frame pointer. Instead, references to stack locations are made relative to the stack pointer.
- Typical functions allocate their total stack storage needs at the beginning of the call and keep the stack pointer at a fixed position.
- Some registers are designated as callee-save registers. These must be saved and restored by any procedure that modifies them.

And then ...

- We should look at some C code compiled to X64_64 assembler to explain how functions are called and parameters are passed.

test.c

```
#include <stdio.h>

long f(long a, long b, long c, long d, long e, long f) {
    return a*b*c*d*e*f;
}

long main(long argc, char **argv) {
    long x = f(1, 2, 3, 4, 5, 6);
    return x;
}
```