



Hardware Description Languages

a taste in 5-lectures Part

Embedded Systems II

Dr Simon Winberg



Electrical Engineering
University of Cape Town

Hardware Description Languages: a taste in 5-lectures



Yes, that is the plan! It is just a 'taste!'...


- To learn the essential syntax
- To understand simple HDL code
- To know what HDL is used for



In order to become more expert in HDL consider taking "EEE4120F High Performance Digital Embedded Systems" next year.




These slides are adapted mainly Simon's *FPGA*Bootcamp and also from EEE4084F
2018 Verilog Intro



By assuming you have recapped and understood much of your **digital logic circuits** and the building blocks for these, then VHDL or Verilog HDL is *not* actually such a difficult thing, it is a language for describing pretty much the same circuits that you should be fairly used to by now. What's more, and why we are using Verilog, is that it is easier that VHDL / AHDL and because it has a syntax lot like C / Python (Verilog95 syntax is probably simpler actually).

So without further ado...

Let's get started on Verilog HDL!!



Handout:



Outline of Lecture

- Programmable chips
- Impressiveness of FPGAs
- FPGA interns
- PLD/FPGA Development Flow
- Learning Verilog HDL
- Building blocks
- Non-synthesizable data types

Programmable Chips

What you probably already know...

- What are Programmable Chips?
- In comparison to hard-wired chips, a programmable chip can be configured according to user needs, providing a means to use the same chip(s) for a variety of different applications.
- This facility makes programmable chips attractive for use in many products, including prototyping situations and in final systems.
- Further benefits of programmable chips:
 Low starting cost (eg. Web pack + dev kit), risk reduction, quick turnaround time


Programmable Chips

Types of programmable logic chips:

PLAs, CPLDs and FPGAs

These vary from: simple \rightarrow complex cheap \rightarrow expensive

- PLA = Programmable Logic Array
 - Simple: just AND and OR gates; but Cheap
- CPLA = Complex PLA
 - Midrange: compose interconnected PLAs
- FPGAs = Field Programmable Gate Array
 - Complex: programmable logic blocks and programmable interconnects; but *Expensive*




Impressiveness of FPGAs

Although the principles in these lectures also apply for programming modern PLAs and CPLDs devices which are much more affordable that FPGAs.


SO WHAT? What is so special about FPGAs? Why should we be bothered?

Because they are so flexible and highly parallel



all in a little chip!

What is so special about FPGAs?




How Radio Astronomy use FPGAs

FPGA Interns: a basic view on how FPGAs work



I'm not saying much about it now...

FPGA internal structure




<u>Note:</u> one programmable logic block (PLB) may contain a complex arrangement of programmable logic elements (PLE).

The size of a FPGA or programmable logic device (PLD) is measured in the number of LEs (i.e., Logic Elements) that it has.


* FPLE = Field Programmable Logic Element

PLD/FPGA Development Flow



Design and RTL Coding

- Behavioral or Structural Description of Design
- Writing VHDL, deciding i/o, formulating tests



RTL Simulation

- Functional Simulation
- Verify Logic Model & Data Flow
- View model-specified timing



Synthesis

- Translate Design into Device Specific Primitives
- Optimization to meet Area & Performance Constraints

Inputs C1 C2 C3 C4 O4 O3 LOOKup D Outputs F4 F2 Table Table Clock F4 Clock F4 F5 Clock F6 Clock

Figure 18 - Xilinx XC4000 Configurable Logic Block (CL.

Place and Route (PAR)


- Map primitives to specific locations inside FPGA with reference to area & performance constraints
- Specify routing resources to use



This development cycle diagram is an adaptation of that prepared by Dr. Junaid Ahmed Zubairi,


PLD/FPGA Development Flow (cont)

Place and Route (PAR)



Timing Analysis

- Verify performance specifications
- Static timing analysis



Gate Level Simulation

- Timing simulation
- Verify design will work on target platform





Program and test on hardware

- Generate bit file
- Program target device
- Activate the system

PLD/FPGA Development Flow (cont)

Where is the most time spent?


Every development project is different But in my own experience, most of the time is probably spent ...



Engineer's time



PC's time




Design and RTL Coding

- Behavioral/Structural Description of Design
- Writing HDL, deciding i/o, formulating tests

Timing Analysis

- Verify performance specifications
- Static timing analysis




Place and Route (PAR)

- Map primitives inside FPGA
- Specify routing resources used













Starting on Verilog

Learning Verilog

Best way to learn HDL...

is through practice coding with it!



See the Verilog Cheat Sheet included in resources

See practice coding exercises on Vula



Online learning and reference sources for Verilog programming

Since we are not going in-depth into Verilog an appropriate reference is the one provided by **Wikibooks** (these links are concise resources which would be adequate for introduction level what we are doing):



https://en.wikibooks.org/wiki/Programmable_Logic



https://en.wikibooks.org/wiki/Programmable Logic/Verilog

ASIC World is an excellent web resource, the goto place for useful support and examples (at a introductory to intermediate level):



http://www.asic-world.com/verilog/index.html




http://www.asic-world.com/examples/verilog/



EDA Playground



An easy to access tool that you can get started with! Why not try it out.





https://www.edaplayground.com/

NOTE: How to set it up...

- Log in via Gmail or create a register a new login so that you can save designs
- Choose the simulator: from Tools & Simulators select Icarus Verilog 0.10.0

iVerilog: Icarus Verilog

If you would prefer using Verilog offline, or run simulations on your own computer, or develop more substantial designs, then you may want to use Icarus Verilog. It's free!



iVerilog is a compiler:

iVerilog will parse the Verilog code and generate an executable that the PC can run (called a.out if you don't use the flags to change the output executable file name)

```
swinberg@forge:~/TestVeri$ iverilog mynand.v
swinberg@forge:~/TestVeri$ ./a.out
A = 0, B = 0, Nand output w = 1
A = 0, B = 1, Nand output w = 1
A = 1, B = 0, Nand output w = 1
A = 1, B = 1, Nand output w = 0
swinberg@forge:~/TestVeri$
```




http://iverilog.icarus.com/

Available on Vula in Resources/Software/iverilog-10.1.1-x64_setup

For Ubuntu or Debian you can install it (if linked to the leg server) using: apt-get install iverilog



Module: Building block of Verilog Programs



Modules are hierarchical. They can be individual.

Modules are hierarchical. They can be individual elements (e.g. comprise standard gates) or can be a composition of other modules.

SYNTAX: module <module name> (<module terminal list>);

•••

<module implementation>

•••

endmodule

Module Abstraction Levels

- Switch Level Abstraction (lowest level)
 - Implementing using only switches and interconnects.
- Gate Level (slightly higher level)
 - Implementing terms of gates like (i.e., AND, NOT, OR etc) and usin interconnects between gates.
- Dataflow Level
 - Implementing in terms of dataflow between registers
- Behavioral Level (highest level)
 - Implementing module in terms of algorithms, not worrying about hardware issues (much). Close to C programming.

Arguably the best thing about Verilog!!

Syntactic issues: Constant Values in Verilog

- Number format:
 - <size>'<base><number>
- Some examples:
 - -3'b111 a three bit number (i.e. 7_{10})
 - -8'ha1 a hexadecimal (i.e. $A1_{16} = 161_{10}$)
 - $-24'd165 a decimal number (i.e. <math>165_{10}$)

Defaults:

- 100 32-bit decimal by default if you don't have a '
- 'hab 32-bit hexadecimal unsigned value
- 'o77 32-bit hexadecimal unsigned value $(77_8 = 63_{10})$

Syntactic issues: Constant Values in Verilog

```
Constant

Hardware Condition

Low / Logic zero / False

High / Logic one / True

x Unknown

z Floating / High impedance

// Example for linking a data bit to a bus if module

// Testbench
```


```
// Example for linking a data bit to a bus if module
// is asked to put value on the bus via a link input
module myfunc (output busbit, input link );
 reg dat; // stores result worked on
 assign busbit = link ? dat : 1'bz;
 // do stuff to compute dat
 assign dat = 1'b1;
                            bitbus
endmodule
                              (1-bit bus)
                             can selectively drive a logic
link
          myfunc
                             voltage (0 or 1) or z to output a
                            high-impedance that effectively
                            disconnects myfunc from the bus
```

```
// Testbench
module myfunc_tb;
reg y, lk;
myfunc f1 (y,lk);
initial
begin
$monitor("y=%b link=%b\n", y,lk);
lk= 0; #10 // initially y not linked
lk=1; #10 // now y is linked
$finish;
end
endmodule

Try it online: https://www.edaplayground.com/x/3tUK
```

Wires

- Wires (or nets) are used to connect elements (e.g. ports of modules)
- Wires have values continuously driven onto them by outputs they connect to



```
// Defining the wires
// for this circuit:
wire a;
wire a, b, c;
```

Registers

- Registers store data
- Registers retain their data until another value is put into them (i.e. works like a FF or latch)
- A register needs no continuous driver

```
reg myregister; // declare a new register (defaults to 1 bit)
```

myregister = 1'b1; // set the value to 1

Vectors of wires and registers

```
// Define some wires:
wire a; // a bit wire
wire [7:0] abus; // an 8-bit bus
wire [15:0] bus1, bus2; // two 16-bit busses
// Define some registers
reg active; // a single bit register
reg [0:17] count; // a vector of 18 bits
```

Non-synthesisable Data types

These datatypes are used both during the compilation and simulation stages to do various things like checking loops, calculations.

- Integer 32-bit value
 integer i; // e.g. used as a counter
- Real 32-bit floating point value real r; // e.g. floating point value for calculation
- Time 64-bit value
 time t; // e.g. used in simulation for delays

Memory jogger...

Q: Explain the Verilog value 10'h10 ...

A: (a) 10-bit value 10_{10}

(b) Arbitrary size value 16_{10}

(c) 10-bit value 10_{16}

(d) array [16,16,16,16,16,16,16,16,16]

That's all for now...

The Next Episode...

Lecture L38

- Building modules in Verilog
- Built-in parts and basic building blocks
- Types of Verilog file
- Coding style

