
#### **Embedded Communication**

Inter-integrated circuit (I<sup>2</sup>C)



It applies to the STM32F031x4/x6, STM32F051x4/x6/x8, STM32F071xB, STM32F072x8/xB, STM32F038x8, STM32F058x8 and STM32F078xB devices.

For the purpose of this manual, STM32F0x1/STM32F0x2/STM32F0x8 microcontrollers a referred to as "STM32F0x1". The STM32F0x1 is a family of microcontrollers with different memory sizes, backages an

For information on the ARM CORTEX™-M0 core, please refer to the Cortex-M0 technic

litre.ougmented

Related documents

 Cortex-M0 technical reference manual, available from: http://lintbcornier.arm.com/help/spicicom.arm.doc.ddi0432c/ DDI0432C\_cortex\_m0\_r0p0\_tmp.df
 STM32F0xx Cortex-M0 programming manual (PM0215) RM0091

Reference manual

STM32F0x1/STM32F0x2/STM32F0x8 advanced ARM-based 32-bit MCUs

Chapter 14 I<sup>2</sup>C "Mastering STM32" by Carmine Noviello <a href="https://leanpub.com/mastering-stm32">https://leanpub.com/mastering-stm32</a>

Chapter 25 Inter-integrated circuit (I<sup>2</sup>C) RM0091: STM32F0x1 Reference manual




Embedded Systems II – EEE3096

R. Verrinder

Y. Abdul Gaffar

### I<sup>2</sup>C and the big picture Context

- I<sup>2</sup>C is a serial synchronous type of communication
  - Two devices share a common clock signal to synchronise the exchange of data





#### History

- I<sup>2</sup>C was developed by Phillips Semiconductor in 1982 to connect low speed devices on the same PCB
- I<sup>2</sup>C is also called a "two wire interface"
- Synchronous serial data transfer



#### History

- I<sup>2</sup>C was developed by Phillips Semiconductor in 1982 to connect low speed devices on the same PCB
- I<sup>2</sup>C is also called a "two wire interface"
- Synchronous serial data transfer
- Why I<sup>2</sup>C over SPI or UART/RS232?
  - Uses fewer connections: 2 wires instead of 4 for SPI
  - The message structure includes an "acknowledge" command, for verification purposes:
    - The master to verify that a slave exists
    - When the master writes to the slave, the acknowledge command is used to verify that the data was received by the slave



- History
  - I<sup>2</sup>C was developed by Phillips Semiconductor in 1982 to connect low speed devices on the same PCB
  - I<sup>2</sup>C is also called a "two wire interface"
  - Synchronous serial data transfer
- Why I<sup>2</sup>C over SPI or UART/RS232?
- Where is I<sup>2</sup>C used?
  - Analogue to Digital Converters (ADC)
  - Pressure sensors
  - Real time clock
  - Memory devices (EEPROM)



- History
  - I<sup>2</sup>C was developed by Phillips Semiconductor in 1982 to connect low speed devices on the same PCB
  - I<sup>2</sup>C is also called a "two wire interface"
  - Synchronous serial data transfer
- Why I<sup>2</sup>C over SPI or UART/RS232?
- Where is I<sup>2</sup>C used?
- Data transfer speeds

Low speed : 10 kbits/s

Standard speed : 100 kbits/s

Fast speed : 400 kbits/s




# Inter-integrated Circuit (I<sup>2</sup>C) Connections




#### Device address

- An I<sup>2</sup>C device has a 7-bit address: A6, A5, A4, A3, A2, A1, A0
- Typically, some bits are set by hardware. Example: A2, A1, A0
- Typically, some bits are fixed. Example: A6, A5, A4, A3 = '0011'




#### Device address


- An I<sup>2</sup>C device has a 7-bit address: A6, A5, A4, A3, A2, A1, A0
- Typically, some bits are set by hardware. Example: A2, A1, A0
- Typically, some bits are fixed. Example: A6, A5, A4, A3 = '0011'
- Setting A2, A1, A0 = '000'



- Device address
- Output
  - I<sup>2</sup>C have open collectors or open drains on their outputs




- Device address
- Output
  - I<sup>2</sup>C have open collectors or open drains on their outputs
  - External pull-up resistors are needed




### Inter-integrated Circuit (I<sup>2</sup>C) Connection: one to one

- Master and slave
  - The device that generates the clock signal (SCK) is termed "master"




### Inter-integrated Circuit (I<sup>2</sup>C) Connection: one to one


- Master and slave
  - The device that generates the clock signal (SCK) is termed "master"
- Connecting one to one
  - **SCL**: serial clock
  - SDA: serial data line (bi-directional line)




# Inter-integrated Circuit (I<sup>2</sup>C) Connection: one to many
















- Idle state : both clock signal (SCL) and SDA are high
- Start command: SDA transitions from high to low while SCL is high
- Data : more details given in later slides
- Stop command: SDA transitions from low to high while SCL is high
- Idle state : both clock signal (SCL) and SDA are high







Message Structure: master transfers data to slave





Data transfer from master to slave







- Data transfer from master to slave
  - Master transmits a start command: transition SDA from high to low







- Data transfer from master to slave
  - 1. Master transmits a **start command**: transition SDA from high to low
  - Master transmits the 7-bit slave address







- Data transfer from master to slave
  - 1. Master transmits a **start command**: transition SDA from high to low
  - 2. Master transmits the 7-bit slave address
  - 3. Master transmits a **write command** (logic 0)







- Data transfer from master to slave
  - Master transmits a start command: transition SDA from high to low
  - 2. Master transmits the 7-bit slave address
  - 3. Master transmits a **write command** (logic 0)
  - 4. Slave sends an 'ACK' command (logic 0) to let master know that it is present







- Data transfer from master to slave
  - 1. Master transmits a **start command**: transition SDA from high to low
  - Master transmits the 7-bit slave address
  - 3. Master transmits a **write command** (logic 0)
  - 4. Slave sends an 'ACK' command (logic 0) to let master know that it is present
  - 5. Master transmits 8-bits of data






- Data transfer from master to slave
  - 1. Master transmits a **start command**: transition SDA from high to low
  - 2. Master transmits the 7-bit slave address
  - 3. Master transmits a write command (logic 0)
  - 4. Slave sends an 'ACK' command (logic 0) to let master know that it is present
  - 5. Master transmits 8-bits of data
  - 6. Slave sends an 'ACK' command (logic 0) to acknowledge that 8-bits of data was received






- Data transfer from master to slave
  - 1. Master transmits a **start command**: transition SDA from high to low
  - 2. Master transmits the 7-bit slave address
  - 3. Master transmits a **write command** (logic 0)
  - 4. Slave sends an 'ACK' command (logic 0) to let master know that it is present
  - 5. Master transmits 8-bits of data
  - 6. Slave sends an 'ACK' command (logic 0) to acknowledge that 8-bits of data was received
  - Master transmits 8-bits of data
  - 8. Slave sends 'ACK' command (logic 0) to notify master to stop sending data




Message Structure: master transfers data to slave




#### Data transfer from master to slave

- 1. Master transmits a **start command**: transition SDA from high to low
- 2. Master transmits the 7-bit slave address
- 3. Master transmits a write command (logic 0)
- 4. Slave sends an 'ACK' command (logic 0) to let master know that it is present
- 5. Master transmits 8-bits of data
- 6. Slave sends an 'ACK' command (logic 0) to acknowledge that 8-bits of data was received
- Master transmits 8-bits of data
- 8. Slave sends 'ACK' command (logic 0) to notify master to stop sending data
- 9. Master transmits **stop command**: transition SDA form low to high





Message Structure: master transfers data to slave



#### Data transfer from master to slave


- 1. Master transmits a **start command**: transition SDA from high to low
- Master transmits the 7-bit slave address
- 3. Master transmits a **write command** (logic 0)
- 4. Slave sends an 'ACK' command (logic 0) to let master know that it is present
- 5. Master transmits 8-bits of data
- 6. Slave sends an 'ACK' command (logic 0) to acknowledge that 8-bits of data was received
- Master transmits 8-bits of data
- 8. Slave sends 'ACK' command (logic 0) to notify master to stop sending data
- 9. Master transmits **stop command**: transition SDA form low to high





- Data transfer from master to slave: when a slave is not present
  - A 'NACK' command (logic 1) is received by the master: means that a slave with this address is not present
  - Thereafter, the master sends a stop command







Message Structure: slave transfers data to master



Message Structure: slave transfers data to master




Data transfer from slave to master




Message Structure: slave transfers data to master

Data Idle Stop Idle Start SDA goes .SDA goes 7 bit high SDA and SDA and low while 8-bit 8-bit R **NACK** slave while SCL SCL high data SCL high SCL is data address is high high

- Data transfer from slave to master
  - 1. Master transmits a **start command**: transition SDA from high to low
  - 2. Master transmits the **7-bit slave address**
  - 3. Master transmits a **read command** (logic 1)




#### Message Structure: slave transfers data to master



#### Data transfer from slave to master

- 1. Master transmits a **start command**: transition SDA from high to low
- Master transmits the 7-bit slave address
- 3. Master transmits a **read command** (logic 1)
- 4. Slave sends an 'ACK' command (logic 0) to let master know that it is present
- 5. Slave transmits 8-bits of data
- 6. Master sends an 'ACK' command (logic 0) to acknowledge that 8-bits of data was received
- Slave transmits 8-bits of data
- 8. Master sends 'NACK' command (logic 1) to notify slave to stop sending data




#### Message Structure: slave transfers data to master

Data Idle Stop Idle Start .SDA goes SDA goes 8. 7 bit high SDA and SDA and low while 8-bit 8-bit R NACK slave while SCL SCL high SCL high SCL is data data address is high high

#### Data transfer from slave to master

- 1. Master transmits a **start command**: transition SDA from high to low
- 2. Master transmits the 7-bit slave address
- 3. Master transmits a **read command** (logic 1)
- 4. Slave sends an 'ACK' command (logic 0) to let master know that it is present
- 5. Slave transmits 8-bits of data
- 6. Master sends an 'ACK' command to acknowledge that 8-bits of data was received
- 7. Slave transmits 8-bits of data
- 8. Master sends 'NACK' command (logic 1) to notify slave to stop sending data
- 9. Master sends **stop command**: transition SDA from low to high




Message Structure: master writes and reads in the same transfer




#### Message Structure: master w/r in the same transfer

 Master writes to slave and reads from slave in one transfer:




#### Message Structure: master w/r in the same transfer

- Master writes to slave and reads from slave in one transfer
  - Write portion
  - Read portion




#### Message Structure: master w/r in the same transfer

- Master writes to slave and reads from slave in one transfer
  - Write portion
  - Read portion




#### Message Structure: master w/r in the same transfer

- Master writes to slave and reads from slave in one transfer
  - A repeat start command is sent when the master wants to change the direction of the data transfer






When is the received signal sampled?




- When is the received signal sampled?
  - Occurs during the middle of the interval when SCL is high

Sampling of the received signal



- When is the received signal sampled?
  - Occurs during the middle of the interval when SCL is high
- When does the transmit signal change state?



- When is the received signal sampled?
  - Occurs during the middle of the interval when SCL is high
- When does the transmit signal change state?
  - Occurs during the middle of the interval when SCL is low

signal SCL SDA Address Byte

**Transmit**