

SYNTHESIS


What is synthesis?

Synthesis is process of converting RTL code to gate level netlist to optimize area, timing and power.

Goals of Synthesis:-

- * To get gate level netlist
- * Insert clock gating
- * Logic optimization
- * Insert DFT logic
- * Logic equivalence of RTL and gate level netlist should be maintained.

In synthesis, there are two types.




Logical
synthesis

When we work on low
frequency we go for
logical synthesis.


physical-aware
Synthesis.

When we work on
higher frequency we go
to physical aware
Synthesis.


Logical synthesis flow



Inputs for logical synthesis flows



lib:-



PVT:-

slow	fast	typical
P=1	P=1	P=1
V=0.7	V=1.2	V=0.9
temp=125°C	temp=-40°C	temp=25°C

Elaborate:-

* It will search all sub-blocks and will convert RTL files into single design <Top>

* Convert code and arithmetic operators to ETech (a) DW & design ware (b) Technology independent cell.


ETech → Combinational, Sequential.

DW → FIFO, counters.

Check design:-

To validate our design we do check design.

Issues in check design:-

1. Unresolved references 
 - missing submodule
 - missing i/p ports
 - missing libs.
2. Empty modules
3. floating inputs
4. Combinational loops
5. multidriven nets
6. constant nets
7. undriven i/p ports
8. unloaded o/p ports

Read - edc :-

SDC → Synopsys Design Constraints.
SDC's are used to specify the intent of the design.
Clock definitions :-

Create-clock

Create-generated clock

Create clock-for virtual clock

inp & out delay :-

set-input-delay

set-output-delay

DRV :-

set-max-capacitance

set-min-capacitance

set-max-transition

set-max-fanout

path exceptions :-

set-multicycle path

set-falsepath

set-max-delay

set-min-delay

set-case-analysis

set-clock-transition

- set clock-uncertainty
- set clock latency
- set-drive
- set-load.

Report-timing-list:-

In order to validate UDC, we do report-timing-list.

seq-data pins driven clk signal

seq-clock pins without clk waveform

seq-clock pins with multiple clock waveforms

Generated clock with master clock waveforms

Generated clock without master clock.




Syn. generics

8

1. Auto-ungrouping
2. mux-opt
3. Boundary opt
4. Constant propagation
5. resource sharing
6. Speculation.
7. CSA opt
8. Seq merging.

Auto-ungrouping:-

Removal of hierarchies is rtg but auto-ungrouping




Boundary optimization:-

1. Constant propagation across hierarchies.
2. Removing undriven (or) unloaded logic connected.
3. Collapsing equal and opposite pins.
4. hierarchical pin inverter.
5. Rewiring of equivalent signals across hierarchy.


Constant propagation:-

This includes constant propagation through both input ports and op ports.



Removing undriven (or) unloaded logic connected:-



Collapsing equal and opp. pins:-





Hierarchical pin inverters:




RTL compiler might invert the polarity of a hierarchical boundary pin to improve QOR improvement.

Rewiring of equivalent signals across hierarchy.



Resource sharing:

area save




Syn-map:-

1. structuring
2. restructuring
3. redundancy removal
4. mapping.

structuring:-

$$ab+ac$$
$$a(b+c)$$

redundancy removal:-



Syn-opt:-



Syn-map:-

1. structuring
2. restructuring
3. redundancy removal
4. mapping.


structuring:-

$$ab + ac$$
$$a(b+c)$$

redundancy removal:-




Syn-opt:-



Logical &

Physical aware synthesis



LEF {Layer exchange -format}	DEF {Design exchange -format}	Capable
R	Die area	R
C	Core area	C
Via	rows	CC
site	tracks	CF
Width	grids	Ca
pitch	macros	CT
height	pins	width
area	ports	height
	Components	pitch
	blockage	spacing
	special nets	

Timing optimization:-

1. Incremental optimization
2. path grouping
3. pipelining
4. retiming
5. VT swapping.