
SYNTHESIS

What is synthesis?

Cyrthesis is process of converting RTI code to gate level nettist to optimize area, timing and power.


Goals of synthesis:

- * To get gate level netliet
- * Insert clock gating
- * Logic optimization
- * Insert DFT Logic
- *Logic equivalence of RTL and gate level netlist whould be maintained.



Logical countries shows Bead lebs Trad-hall elaborate check-design read-spc report_timing_list cyn-generic Inputs for logical synthesis flows libs ntl

Scanned with CamScanner



Scanned with CamScanner

Flaborate:

convest RTZ Files into usingle design & top 3

Convert code and arithmatic operators to GTech (8) DIN & design ware 3 (8) Technology independent cell.

OW -> FIFD, counters.

Check design:

To validate our design we do check design.

I sues in check design:

- 1. Unresolved references -
- a. Empty modules messing lebs.
- 3. Floating inputs
- 4. Combinational loops
- 5. multidriven nets
- 6. Constant nets
- 7 Undriven ilp ports
- 8- unloaded of parts.

+ missing submodul

-missing is posts

SDC -> Synopsys Design Condraint. READ - RDS 1 LOC & are used to expectly the tritent of the day Clock definations-Create-clock Create generated clock Create clock - For Vitual clock ilb & ole allay: uset_input-delay set-output-delay (set_max_capacitance set-min-capacitonce set-max transition set mar fanout path exceptionescost multicycle path wet - Paleepath cet max delay eset min delay cost case analysis iset clock transition

icet clock latericy
itet-drive
icet-load.

Report timing tint :-

In order to validate upe, we do report-timing


Geg-data pins driven alk signal


Geg-clock pins without alk waveforms

Geg-clock pins with multiple alock waveforms


Generated alock with master alock waveforms

Generated alock with master alock waveforms







Scanned with CamScanner




Scanned with CamScanner



Scanned with CamScanner



Scanned with CamScanner



Scanned with CamScanner

LEF yer exchange	DEF	comptable
-format !		
R	Die orea	6
c	Cove area	c
Via	nows	cc
cete	-tracks	CF
Width	gride	Ca
		CT
pttch	macros	whith
height	pins	height
	ports	pitch
ayea	Components	spacing.
	blockage	-
	(special nets	
	the decay will	
	The same of the same	

Scanned with CamScanner

