

# HY57V641620HG-I Series 4 Banks x 1M x 16Bit Synchronous DRAM

#### **DESCRIPTION**

The Hynix HY57V641620HG is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the Mobile applications r which require low power consumption and extended temperature range. HY57V641620HG is organized as 4banks of 1,048,576x16.

HY57V641620HG is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.

Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8 or Full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)

#### **FEATURES**

- Single 3.3±0.3V power supply Note)
- · All device pins are compatible with LVTTL interface
- JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch
- All inputs and outputs referenced to positive edge of system clock
- Data mask function by UDQM or LDQM
- Internal four banks operation

- · Auto refresh and self refresh
- 4096 refresh cycles / 64ms
- Programmable Burst Length and Burst Type
  - 1, 2, 4, 8 or Full page for Sequential Burst
  - 1, 2, 4 or 8 for Interleave Burst
- Programmable CAS Latency; 2, 3 Clocks

## ORDERING INFORMATION


Part No.	Clock Frequency	Power	Organization	Interface	Package				
HY57V641620HGT-5I/55I/6I/7I	200/183/166/143MHz								
HY57V641620HGT-KI	133MHz								
HY57V641620HGT-HI	133MHz	Normal							
HY57V641620HGT-8I	125MHz	Nomia							
HY57V641620HGT-PI	100MHz								
HY57V641620HGT-SI	100MHz		4Banks x 1Mbits	LVTTL	400mil 54pin TSOP II				
HY57V641620HGLT-5I/55I/6I/7I	200/183/166/143MHz		x16	LVIIL	400mii 54piii 1301 ii				
HY57V641620HGLT-KI	133MHz								
HY57V641620HGLT-HI	133MHz	Low power							
HY57V641620HGLT-8I	125MHz	Low power							
HY57V641620HGLT-PI	100MHz								
HY57V641620HGLT-SI	/641620HGLT-SI 100MHz								

Note: VDD(Min) of HY57V641620HG(L)T-5I/55I/6I is 3.135V

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied.



#### **PIN CONFIGURATION**




## **PIN DESCRIPTION**

PIN	PIN NAME	DESCRIPTION
CLK	Clock	The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK
CKE	Clock Enable	Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh
CS	Chip Select	Enables or disables all inputs except CLK, CKE and DQM
BA0,BA1	Bank Address	Selects bank to be activated during RAS activity Selects bank to be read/written during CAS activity
A0 ~ A11	Address	Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA7 Auto-precharge flag : A10
RAS, CAS, WE	Row Address Strobe, Column Address Strobe, Write Enable	RAS, CAS and WE define the operation Refer function truth table for details
LDQM, UDQM	Data Input/Output Mask	Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ15	Data Input/Output	Multiplexed data input / output pin
VDD/VSS	Power Supply/Ground	Power supply for internal circuits and input buffers
VDDQ/VSSQ	Data Output Power/Ground	Power supply for output buffers
NC	No Connection	No connection



#### **FUNCTIONAL BLOCK DIAGRAM**

1Mbit x 4banks x 16 I/O Synchronous DRAM





## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	-40 ~ 85	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V
Short Circuit Output Current	Ios	50	mA
Power Dissipation	PD	1	W
Soldering Temperature · Time	TSOLDER	260 · 10	°C · Sec

Note: Operation at above absolute maximum rating can adversely affect device reliability

## DC OPERATING CONDITION (TA= -40 to 85°C)

Parameter	Symbol	Min	Тур.	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.3	3.6	V	1,2
Input High Voltage	VIH	2.0	3.0	VDDQ + 2.0	V	1,3
Input Low Voltage	VIL	VSSQ - 2.0	0	0.8	V	1,4

#### Note:

1.All voltages are referenced to VSS = 0V

2.VDD(min) of HY57V641620HG(L)T-5I/55I/6I is 3.135V

3.VIH (max) is acceptable 5.6V AC pulse width with ≤3ns of duration

4.VIL (min) is acceptable -2.0V AC pulse width with ≤3ns of duration

## AC OPERATING CONDITION (TA= -40 to 85°C, VDD=3.3 ± 0.3VNote2, VSS=0V)

Parameter	Symbol	Value	Unit	Note
AC Input High / Low Level Voltage	VIH / VIL	2.4/0.4	V	
Input Timing Measurement Reference Level Voltage	Vtrip	1.4	V	
Input Rise / Fall Time	tR / tF	1	ns	
Output Timing Measurement Reference Level	Voutref	1.4	V	
Output Load Capacitance for Access Time Measurement	CL	50	pF	1

#### Note

Output load to measure access time is equivalent to two TTL gates and one capacitor (50pF)
 For details, refer to AC/DC output circuit


2.VDD(min) of HY57V641620HG(L)T-5I/55I/6I is 3.135V



## **CAPACITANCE** (TA=25°C, f=1MHz)

Parameter	Pin	Symbol	Min	Max	Unit
Input capacitance	CLK	CI1	2	4	pF
	A0 ~ A11, BA0, BA1, CKE, CS, RAS, CAS, WE, UDQM, LDQM	Cl2	2.5	5	pF
Data input / output capacitance	DQ0 ~ DQ15	CI/O	2	6.5	pF

## **OUTPUT LOAD CIRCUIT**



DC Output Load Circuit

AC Output Load Circuit

# DC CHARACTERISTICS I (TA= -40 to 85°C, VDD=3.3±0.3VNote3)

Parameter	Symbol	Min.	Max	Unit	Note
Input Leakage Current	ILI	-1	1	uA	1
Output Leakage Current	ILO	-1	1	uA	2
Output High Voltage	Voн	2.4	-	V	IOH = -4mA
Output Low Voltage	VOL	-	0.4	V	IOL = +4mA

#### Note

1.VIN = 0 to 3.6V, All other pins are not tested under VIN =0V

2.DOUT is disabled, VOUT=0 to 3.6



## DC CHARACTERISTICS II (TA= -40 to 85°C, VDD=3.3±0.3VNote5, VSS=0V)

Dovementor	Cumbal	Test Condition						Speed	I				Unit	Note
Parameter	Symbol	rest Condition		-51	-551	-61	-7I	-KI	-HI	-81	-PI	-SI	Unit	Note
Operating Current	IDD1	Burst length=1, One bank tRC ≥ tRC(min), IOL=0mA	active	100	95	90	85	85	85	80	80	80	mA	1
Precharge Standby Current	IDD2P	CKE ≤ VIL(max), tCK = mir	า		ı	ı	I	2	I	ı	ı	I	mA	
in Power Down Mode	IDD2PS	CKE ≤ VIL(max), tCK = ∞						2					mA	
Precharge Standby Current in Non Power Down Mode	IDD2N	= min Input signals are changed	ut signals are changed one time ring 2clks. All other pins $\geq$ VDD- V or $\leq$ 0.2V							mA				
	IDD2NS	CKE $\geq$ VIH(min), tCK = $\infty$ Input signals are stable.  CKE $\leq$ VIL(max), tCK = min  6						mA						
Active Standby Current	IDD3P	CKE ≤ VIL(max), tCK = min						6	-				mA	
in Power Down Mode	IDD3PS	CKE ≤ VIL(max), tCK = ∞		5										
Active Standby Current in Non Power Down Mode	IDD3N	$\label{eq:cke} \begin{split} & CKE \geq VIH(min), \ \overline{CS} \geq VIH \\ & = min \\ & Input \ signals \ are \ changed \\ & during \ 2clks. \ All \ other \ pins \\ & 0.2V \ or \leq 0.2V \end{split}$	one time					30					mA	
	IDD3NS	CKE ≥ VIH(min), tCK = ∞ Input signals are stable.						20					mA	
Burst Mode Operating	IDD4	tCK ≥ tCK(min), IOL=0mA	CL=3	170	160	150	150	150	150	120	120	120	mA	1
Current	IDD4	All banks active	CL=2	NA	NA	NA	NA			120			mA	
Auto Refresh Current	IDD5	tRRC ≥ tRRC(min), All banks active							mA	2				
Self Refresh Current	IDD6	CKE ≤ 0.2V				1								3
								400					uA	4

#### Note:

1.IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open

2.Min. of tRRC (Refresh RAS cycle time) is shown at AC CHARACTERISTICS II

<sup>3.</sup>HY57V641620HGT-5I/55I/6I/7I/KI/HI/PI/SI

<sup>4.</sup>HY57V641620HGLT-5I/55I/6I/7I/KI/HI/PI/SI



# AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)

Parameter		Symbol		51	-5	-551 -61		-	71	-ŀ	(I	-1	Н	-	-8I -PI		91	-SI		Unit	Note	
Para	imeter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
System clock	CAS Latency = 3	tCK3	5	1000	5.5	1000	6	100	7	1000	7.5	1000	7.5	1000	8	1000	10	1000	10	1000	ns	
cycle time	CAS Latency = 2	tCK2	10	1000	10	1000	10	0	10	1000	7.5	1000	10	1000	10	1000	10	1000	12	1000	ns	
Clock high puls	e width	tCHW	1.75	-	2	-	2	-	2.5	-	2.5	-	2.5	-	3	-	3	-	3	-	ns	1
Clock low pulse	width	tCLW	1.75	-	2	-	2	-	2.5	-	2.5	-	2.5	-	3	-	3	-	3	-	ns	1
Access time	CAS Latency = 3	tAC3	-	4.5	-	5	-	5.4	-	5.4	-	5.4		5.4	-	6		6	-	6	ns	2
from clock	CAS Latency = 2	tAC2	-	6	-	6	-	6	-	6	-	5.4		6	-	6	-	6	-	8	ns	2
Data-out hold ti	me	tOH	2.0	1	2.0	-	2.0	-	2.0	-	2.0	1	2.0	-	2.0	-	2.0	1	2.0	-	ns	
Data-Input setu	p time	tDS	1.5	1	1.5	-	1.5	-	1.5	-	1.5	1	1.5	-	2	-	2	1	2	-	ns	1
Data-Input hold	time	tDH	0.8	-	0.8	-	0.8	-	0.8	-	0.8	-	0.8	-	1	-	1	-	1	-	ns	1
Address setup t	time	tAS	1.5	1	1.5	-	1.5	-	1.5	-	1.5	1	1.5	-	2	-	2	1	2	-	ns	1
Address hold tir	me	tAH	0.8	1	0.8	-	0.8	-	0.8	-	0.8	1	0.8	-	1	-	1	1	1	-	ns	1
CKE setup time		tCKS	1.5	-	1.5	-	1.5	-	1.5	-	1.5	-	1.5	-	2	-	2	-	2	-	ns	1
CKE hold time		tCKH	0.8	-	0.8	-	0.8	-	0.8	-	0.8	-	0.8	-	1	-	1	-	1	-	ns	1
Command setu	p time	tCS	1.5	1	1.5	-	1.5	-	1.5	-	1.5	1	1.5	-	2	-	2	1	2	-	ns	1
Command hold	time	tCH	0.8	-	0.8	-	0.8	-	0.8	-	0.8	-	0.8	-	1	-	1	-	1	-	ns	1
CLK to data out	tput in low Z-time	tOLZ	1	-	1	-	1	-	1.5	-	1.5	-	1.5	-	1	-	1	-	2	-	ns	
CLK to data output in high	CAS Latency = 3	tOHZ3		5.4		5.4		5.4		5.4		5.4		5.4	3	6		6		6	ns	
Z-time	CAS Latency = 2	tOHZ2		5.7		5.4		5.4		5.4		5.4		5.4	3	6		0		J	ns	

#### Note:

<sup>1.</sup>Assume tR / tF (input rise and fall time ) is 1ns

<sup>2.</sup>Access times to be measured with input signals of 1v/ns edge rate



## **AC CHARACTERISTICS II**

Parameter		Symbo	-4	5I	-5	i5I	-(	-61		71	-1	ΚI	-1	н	4	31	-1	9	-\$	SI	Unit	Note
Faia	illetei	I	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Oille	Note
RAS Cycle	Operation	tRC	55	-	55	-	60	-	62	-	65	-	65	-	68	-	70	-	70	-	ns	
Time	Auto Refresh	trrc	60	1	60	-	60	-	62	-	65	-	65	-	68	1	70	1	70	-	ns	
RAS to CAS D	elay	tRCD	15	-	16.5	-	18	-	20	-	15	-	20	-	20	-	20	-	20	-	ns	
RAS Active Tir	me	tras	38.5	100K	38.5	100K	42	100 K	42	120K	45	120K	45	120K	48	100 K	50	120K	50	120K	ns	
RAS Precharg	e Time	tRP	15	-	16.5	-	18	-	20	-	15	-	20	-	20	-	20	-	20	-	ns	
RAS to RAS B Delay	ank Active	tRRD	10	-	11	-	12	-	14	-	15	-	15	-	16	-	20	-	20	-	ns	
CAS to CAS D	elay	tCCD	1	-	1	-	1	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	
Write Commar Delay	nd to Data-In	tWTL	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	-	CLK	
Data-In to Pred Command	charge	tDPL	2	1	2	-	2	-	2	-	2	-	2	-	2	1	2	1	2	-	CLK	
Data-In to Acti	ve Command	tDAL	5	-	5	-	5	-	4	-	4	-	4	-	5	-	3	-	3	-	CLK	
DQM to Data-0	Out Hi-Z	tDQZ	2	-	2	-	2	-	2	-	2	-	2	-	2	-	2	-	2	-	CLK	
DQM to Data-I	n Mask	tDQM	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	-	CLK	
MRS to New C	Command	tMRD	2	-	2	-	2	-	1	-	1	-	1	-	2	-	1	-	1	-	CLK	
Precharge to	CAS Latency = 3	tPROZ 3	3	-	3	-	3	-	3	-	3	-	3	-	3	-	3	-	3	-	CLK	
Data Output Hi-Z	CAS Latency = 2	tPROZ 2	2	-	2	-	2	-	2	-	2	-	2	-	2	-	2	-	2	-	CLK	
Power Down E	xit Time	tPDE	1	-	1	-	1	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	
Self Refresh E	xit Time	tsre	1	-	1	-	1	-	1	-	1	-	1	-	1	-	1	-	1	-	CLK	1
Refresh Time		tREF	-	64	-	64	-	64	-	64	-	64	-	64	-	64	-	64	-	64	ms	

#### Note

<sup>1.</sup> A new command can be given tRRC after self refresh exit



## **DEVICE OPERATING OPTION TABLE**

# HY57V641620HG(L)T-5I

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
200MHz(5ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	4.5ns	2.0ns
183MHz(5.5ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.0ns	2.0ns
166MHz(6ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.4ns	2.0ns

# HY57V641620HG(L)T-55I

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
183MHz(5.5ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.0ns	2.0ns
166MHz(6ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.4ns	2.0ns
143MHz(7ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.4ns	2.0ns

# HY57V641620HG(L)T-6I

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
166MHz(6ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	5.4ns	2.0ns
143MHz(7ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.0ns
133MHz(7.5ns)	2CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.0ns

## HY57V641620HG(L)T-7I

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
143MHz(7ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.0ns
133MHz(7.5ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.0ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.0ns

# HY57V641620HG(L)T-KI

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
133MHz(7.5ns)	2CLKs	2CLKs	6CLKs	8CLKs	2CLKs	5.4ns	2.0ns
125MHz(8ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6ns	2.0ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.0ns

## HY57V641620HG(L)T-HI

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
133MHz(7.5ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.0ns
125MHz(8ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6ns	2.0ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.0ns





## HY57V641620HG(L)T-8I

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
125MHz(8ns)	3CLKs	3CLKs	7CLKs	10CLKs	3CLKs	6ns	2.0ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	3CLKs	6ns	2.0ns
83MHz(12ns)	3CLKs	3CLKs	6CLKs	9CLKs	2CLKs	6ns	2.0ns

## HY57V641620HG(L)T-Pl

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.0ns
83MHz(12ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.0ns
66MHz(15ns)	2CLKs	2CLKs	4CLKs	6CLKs	2CLKs	6ns	2.0ns

## HY57V641620HG(L)T-SI

	CAS Latency	tRCD	tRAS	tRC	tRP	tAC	tOH
100MHz(10ns)	3CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.0ns
83MHz(12ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6ns	2.0ns
66MHz(15ns)	2CLKs	2CLKs	4CLKs	6CLKs	2CLKs	6ns	2.0ns

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied.



## **COMMAND TRUTH TABLE**

Comma	nd	CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	ADDR	A10/ AP	ВА	Note
Mode Register S	Set	Н	Х	L	L	L	L	Х		OP code		
No Operation			х	Н	Х	Х	Х	Х		V		
No Operation		Н	X	L	Н	Н	Н	, X	Х			
Bank Active		Н	Х	L	L	Н	Н	Х	R	ĽΑ	V	
Read		. Н	х	L	Н	L	Н	х	CA	L	V	
Read with Autor	orecharge		^	L		L	П	^	CA	Н	V	
Write		. Н	х	L	Н		L	.,	CA	L	1/	
Write with Autop	recharge		^	L		L	L	X	CA	Н	V	
Precharge All Banks			Х	L	L	Н	L	L X	Х	Н	Х	
Precharge selected Bank		- H	^	L		П			^	L	V	
Burst Stop		Н	Х	L	Н	Н	L	Х	Х			
DQM		Н			Х			V	Х			
Auto Refresh		Н	Н	L	L	L	Н	Х		Х		
Burst-READ-Sir WRITE	igle-	Н	х	L	L	L	L	х		\9 Pin Hig r Pins OP		
	Entry	Н	L	L	L	L	Н	Х				
Self Refresh <sup>1</sup>	Exit		Н	Н	Х	Х	Х	X		X		
	LXII	L	11	L	Н	Н	Н	^				
	Entry	Н	L	Н	Х	Х	Х	X				
Precharge	Entry		_	L	Н	Н	Н			V		
power down	Exit	L	Н	Н	Х	Х	Х	Х	X			
	EXIL		П	L	Н	Н	Н	] ^				
	Entry	Н	L	Н	Х	Х	Х	Х				
Clock Suspend	Eiluy			L	V	V	٧		X			
,	Exit	L	Н			Χ.		Х	1			

#### Note:

Exiting Self Refresh occurs by asynchronously bringing CKE from low to high
 X = Don't care, H = Logic High, L = Logic Low. BA =Bank Address, RA = Row Address, CA = Column Address, Opcode = Operand Code, NOP = No Operation



## PACKAGE INFORMATION

#### 400mil 54pin Thin Small Outline Package

