

## ECE120: Introduction to Computer Engineering

### Notes Set 1.1 The Halting Problem

For some of the topics in this course, we plan to cover the material more deeply than does the textbook. We will provide notes in this format to supplement the textbook for this purpose. In order to make these notes more useful as a reference, definitions are highlighted with boldface, and italicization emphasizes pitfalls or other important points. *Sections marked with an asterisk are provided solely for your interest, but you probably need to learn this material in later classes.*

These notes are broken up into four parts, corresponding to the three midterm exams and the final exam. Each part is covered by one examination in our class. *The last section of each of the four parts gives you a summary of material that you are expected to know for the corresponding exam.* Feel free to read it in advance.

As discussed in the textbook and in class, a **universal computational device** (or **computing machine**) is a device that is capable of computing the solution to any problem that can be computed, provided that the device is given enough storage and time for the computation to finish.

One might ask whether we can describe problems that we cannot answer (other than philosophical ones, such as the meaning of life). The answer is yes: there are problems that are provably **undecidable**, for which no amount of computation can solve the problem in general. This set of notes describes the first problem known to be undecidable, the **halting problem**. For our class, you need only recognize the name and realize that one can, in fact, give examples of problems that cannot be solved by computation. In the future, you should be able to recognize this type of problem so as to avoid spending your time trying to solve it.

#### 1.1.1 Universal Computing Machines\*

The things that we call computers today, whether we are talking about a programmable microcontroller in a microwave oven or the Blue Waters supercomputer sitting on the south end of our campus (the United States' main resource to support computational science research), are all equivalent in the sense of what problems they can solve. These machines do, of course, have access to different amounts of memory, and compute at different speeds.

The idea that a single model of computation could be described and proven to be equivalent to all other models came out of a 1936 paper by Alan Turing, and today we generally refer to these devices as **Turing machines**. All computers mentioned earlier, as well as all computers with which you are familiar in your daily life, are provably equivalent to Turing machines.

Turing also conjectured that his definition of computable was identical to the “natural” definition (today, this claim is known as the **Church-Turing conjecture**). In other words, a problem that cannot be solved by a Turing machine cannot be solved in any systematic manner, with any machine, or by any person. This conjecture remains unproven! However, neither has anyone been able to disprove the conjecture, and it is widely believed to be true. Disproving the conjecture requires that one demonstrate a systematic technique (or a machine) capable of solving a problem that cannot be solved by a Turing machine. No one has been able to do so to date.


#### 1.1.2 The Halting Problem\*

You might reasonably ask whether any problems can be shown to be uncomputable. More common terms for such problems—those known to be insolvable by any computer—are **intractable** or undecidable. In the same 1936 paper in which he introduced the universal computing machine, Alan Turing also provided an answer to this question by introducing (and proving) that there are in fact problems that cannot be computed by a universal computing machine. The problem that he proved undecidable, using proof techniques almost identical to those developed for similar problems in the 1880s, is now known as **the halting problem**.


The halting problem is easy to state and easy to prove undecidable. The problem is this: given a Turing machine and an input to the Turing machine, does the Turing machine finish computing in a finite number of steps (a finite amount of time)? In order to solve the problem, an answer, either yes or no, must be given in a finite amount of time regardless of the machine or input in question. Clearly some machines never finish. For example, we can write a Turing machine that counts upwards starting from one.

You may find the proof structure for undecidability of the halting problem easier to understand if you first think about a related problem with which you may already be familiar, the Liar's paradox (which is at least 2,300 years old). In its strengthened form, it is the following sentence: "This sentence is not true."


To see that no Turing machine can solve the halting problem, we begin by assuming that such a machine exists, and then show that its existence is self-contradictory. We call the machine the "Halting Machine," or HM for short. HM is a machine that operates on another Turing machine and its inputs to produce a yes or no answer in finite time: either the machine in question finishes in finite time (HM returns "yes"), or it does not (HM returns "no"). The figure illustrates HM's operation.



From HM, we construct a second machine that we call the HM Inverter, or HMI. This machine inverts the sense of the answer given by HM. In particular, the inputs are fed directly into a copy of HM, and if HM answers "yes," HMI enters an infinite loop. If HM answers "no," HMI halts. A diagram appears to the right.



The inconsistency can now be seen by asking HM whether HMI halts when given itself as an input (repeatedly), as shown below. Two copies of HM are thus being asked the same question. One copy is the rightmost in the figure below and the second is embedded in the HMI machine that we are using as the input to the rightmost HM. As the two copies of HM operate on the same input (HMI operating on HMI), they should return the same answer: a Turing machine either halts on an input, or it does not; they are deterministic.



Let's assume that the rightmost HM tells us that HMI operating on itself halts. Then the copy of HM in HMI (when HMI executes on itself, with itself as an input) must also say "yes." But this answer implies that HMI doesn't halt (see the figure above), so the answer should have been no!

Alternatively, we can assume that the rightmost HM says that HMI operating on itself does not halt. Again, the copy of HM in HMI must give the same answer. But in this case HMI halts, again contradicting our assumption.

Since neither answer is consistent, no consistent answer can be given, and the original assumption that HM exists is incorrect. Thus, no Turing machine can solve the halting problem.

## ECE120: Introduction to Computer Engineering

### Notes Set 1.2 The 2's Complement Representation

This set of notes explains the rationale for using the 2's complement representation for signed integers and derives the representation based on equivalence of the addition function to that of addition using the unsigned representation with the same number of bits.

#### 1.2.1 Review of Bits and the Unsigned Representation

In modern digital systems, we represent all types of information using binary digits, or **bits**. Logically, a bit is either 0 or 1. Physically, a bit may be a voltage, a magnetic field, or even the electrical resistance of a tiny sliver of glass. Any type of information can be represented with an ordered set of bits, provided that *any given pattern of bits corresponds to only one value* and that *we agree in advance on which pattern of bits represents which value*.

For unsigned integers—that is, whole numbers greater or equal to zero—we chose to use the base 2 representation already familiar to us from mathematics. We call this representation the **unsigned representation**. For example, in a 4-bit unsigned representation, we write the number 0 as 0000, the number 5 as 0101, and the number 12 as 1100. Note that we always write the same number of bits for any pattern in the representation: *in a digital system, there is no “blank” bit value*.

#### 1.2.2 Picking a Good Representation

In class, we discussed the question of what makes one representation better than another. The value of the unsigned representation, for example, is in part our existing familiarity with the base 2 analogues of arithmetic. For base 2 arithmetic, we can use nearly identical techniques to those that we learned in elementary school for adding, subtracting, multiplying, and dividing base 10 numbers.

Reasoning about the relative merits of representations from a practical engineering perspective is (probably) currently beyond your ability. Saving energy, making the implementation simple, and allowing the implementation to execute quickly probably all sound attractive, but a quantitative comparison between two representations on any of these bases requires knowledge that you will acquire in the next few years.


We can sidestep such questions, however, by realizing that if a digital system has hardware to perform operations such as addition on unsigned values, using the same piece of hardware to operate on other representations incurs little or no additional cost. In this set of notes, we discuss the 2's complement representation, which allows reuse of the unsigned add unit (as well as a basis for performing subtraction of either representation using an add unit!). In discussion section and in your homework, you will use the same idea to perform operations on other representations, such as changing an upper case letter in ASCII to a lower case one, or converting from an ASCII digit to an unsigned representation of the same number.

#### 1.2.3 The Unsigned Add Unit

In order to define a representation for signed integers that allows us to reuse a piece of hardware designed for unsigned integers, we must first understand what such a piece of hardware actually does (we do not need to know how it works yet—we'll explore that question later in our class).

The unsigned representation using  $N$  bits is not closed under addition. In other words, for any value of  $N$ , we can easily find two  $N$ -bit unsigned numbers that, when added together, cannot be represented as an  $N$ -bit unsigned number. With  $N = 4$ , for example, we can add 12 (1100) and 6 (0110) to obtain 18. Since 18 is outside of the range  $[0, 2^4 - 1]$  representable using the 4-bit unsigned representation, our representation breaks if we try to represent the sum using this representation. We call this failure an **overflow** condition: the representation cannot represent the result of the operation, in this case addition.


Using more bits to represent the answer is not an attractive solution, since we might then want to use more bits for the inputs, which in turn requires more bits for the outputs, and so on. We cannot build something supporting an infinite number of bits. Instead, we choose a value for  $N$  and build an add unit that adds two  $N$ -bit numbers and produces an  $N$ -bit sum (and some overflow indicators, which we discuss in the next set of notes). The diagram to the right shows how we might draw such a device, with two  $N$ -bit numbers entering at from the top, and the  $N$ -bit sum coming out from the bottom.



The function used for  $N$ -bit unsigned addition is addition modulo  $2^N$ . In a practical sense, you can think of this function as simply keeping the last  $N$  bits of the answer; other bits are simply discarded. In the example to the right, we add 12 and 6 to obtain 18, but then discard the extra bit on the left, so the add unit produces 2 (an overflow).

$$\begin{array}{r} 1100 \text{ (12)} \\ + 0110 \text{ (6)} \\ \hline \textcolor{red}{1}0010 \text{ (2)} \end{array}$$

**Modular arithmetic** defines a way of performing arithmetic for a finite number of possible values, usually integers. As a concrete example, let's use modulo 16, which corresponds to the addition unit for our 4-bit examples.



Starting with the full range of integers, we can define equivalence classes for groups of 16 integers by simply breaking up the number line into contiguous groups, starting with the numbers 0 to 15, as shown to the right. The numbers -16 to -1 form a group, as do the numbers from 16 to 31. An infinite number of groups are defined in this manner.

You can think of these groups as defining **equivalence classes** modulo 16. All of the first numbers in the groups are equivalent modulo 16. All of the second numbers in the groups are equivalent modulo 16. And so forth. Mathematically, we say that two numbers  $A$  and  $B$  are equivalent modulo 16, which we write as


$$(A = B) \bmod 16$$

if and only if  $A = B + 16k$  for some integer  $k$ .

It is worth noting that equivalence as defined by a particular modulus distributes over addition and multiplication. If, for example, we want to find the equivalence class for  $(A + B) \bmod 16$ , we can find the equivalence classes for  $A$  (call it  $C$ ) and  $B$  (call it  $D$ ) and then calculate the equivalence class of  $(C + D) \bmod 16$ . As a concrete example of distribution over multiplication, given  $(A = 1,083,102,112 \times 7,323,127) \bmod 10$ , find  $A$ . For this problem, we note that the first number is equivalent to  $2 \bmod 10$ , while the second number is equivalent to  $7 \bmod 10$ . We then write  $(A = 2 \times 7) \bmod 10$ , and, since  $2 \times 7 = 14$ , we have  $(A = 4) \bmod 10$ .

### 1.2.4 Deriving 2's Complement

Given these equivalence classes, we might instead choose to draw a circle to identify the equivalence classes and to associate each class with one of the sixteen possible 4-bit patterns, as shown to the right. Using this circle representation, we can add by counting clockwise around the circle, and we can subtract by counting in a counter-clockwise direction around the circle. With an unsigned representation, we choose to use the group from  $[0, 15]$  (the middle group in the diagram markings to the right) as the number represented by each of the patterns. Overflow occurs with unsigned addition (or subtraction) because we can only choose one value for each binary pattern.



In fact, we can choose any single value for each pattern to create a representation, and our add unit will always produce results that are correct modulo 16. Look back at our overflow example, where we added 12 and 6 to obtain 2, and notice that  $(2 = 18) \bmod 16$ . Normally, only a contiguous sequence of integers makes a useful representation, but we do not have to restrict ourselves to non-negative numbers.

The 2's complement representation can then be defined by choosing a set of integers balanced around zero from the groups. In the circle diagram, for example, we might choose to represent numbers in the range  $[-7, 7]$  when using 4 bits. What about the last pattern, 1000? We could choose to represent either -8 or 8. The number of arithmetic operations that overflow is the same with both choices (the choices are symmetric around 0, as are the combinations of input operands that overflow), so we gain nothing in that sense from either choice. If we choose to represent -8, however, notice that all patterns starting with a 1 bit then represent negative numbers. No such simple check arises with the opposite choice, and thus an  $N$ -bit 2's complement representation is defined to represent the range  $[-2^{N-1}, 2^{N-1}-1]$ , with patterns chosen as shown in the circle.

### 1.2.5 An Algebraic Approach

Some people prefer an algebraic approach to understanding the definition of 2's complement, so we present such an approach next. Let's start by writing  $f(A, B)$  for the result of our add unit:

$$f(A, B) = (A + B) \bmod 2^N$$

We assume that we want to represent a set of integers balanced around 0 using our signed representation, and that we will use the same binary patterns as we do with an unsigned representation to represent non-negative numbers. Thus, with an  $N$ -bit representation, the patterns in the range  $[0, 2^{N-1}-1]$  are the same as those used with an unsigned representation. In this case, we are left with all patterns beginning with a 1 bit.

The question then is this: given an integer  $k$ ,  $2^{N-1} > k > 0$ , for which we want to find a pattern to represent  $-k$ , and any integer  $m \geq 0$  that we might want to add to  $-k$ , can we find another integer  $p > 0$  such that

$$(-k + m = p + m) \bmod 2^N \quad ? \tag{1}$$

If we can, we can use  $p$ 's representation to represent  $-k$  and our unsigned addition unit  $f(A, B)$  will work correctly.

To find the value  $p$ , start by subtracting  $m$  from both sides of Equation (1) to obtain:

$$(-k = p) \bmod 2^N \tag{2}$$

Note that  $(2^N = 0) \bmod 2^N$ , and add this equation to Equation (2) to obtain

$$(2^N - k = p) \bmod 2^N$$

Let  $p = 2^N - k$ . For example, if  $N = 4$ ,  $k = 3$  gives  $p = 16 - 3 = 13$ , which is the pattern 1101. With  $N = 4$  and  $k = 5$ , we obtain  $p = 16 - 5 = 11$ , which is the pattern 1011. In general, since  $2^{N-1} > k > 0$ , we have  $2^{N-1} < p < 2^N$ . But these patterns are all unused—they all start with a 1 bit!—so the patterns that we have defined for negative numbers are disjoint from those that we used for positive numbers, and the meaning of each pattern is unambiguous. The algebraic definition of bit patterns for negative numbers also matches our circle diagram from the last section exactly, of course.

### 1.2.6 Negating 2's Complement Numbers

The algebraic approach makes understanding negation of an integer represented using 2's complement fairly straightforward, and gives us an easy procedure for doing so. Recall that given an integer  $k$  in an  $N$ -bit 2's complement representation, the  $N$ -bit pattern for  $-k$  is given by  $2^N - k$  (also true for  $k = 0$  if we keep only the low  $N$  bits of the result). But  $2^N = (2^N - 1) + 1$ . Note that  $2^N - 1$  is the pattern of all 1 bits. Subtracting any value  $k$  from this value is equivalent to simply flipping the bits, changing 0s to 1s and 1s to 0s. (This operation is called a **1's complement**, by the way.) We then add 1 to the result to find the pattern for  $-k$ .

Negation can overflow, of course. Try finding the negative pattern for -8 in 4-bit 2's complement.

Finally, be aware that people often overload the term 2's complement and use it to refer to the operation of negation in a 2's complement representation. In our class, we try avoid this confusion: 2's complement is a representation for signed integers, and negation is an operation that one can apply to a signed integer (whether the representation used for the integer is 2's complement or some other representation for signed integers).

## ECE120: Introduction to Computer Engineering

### Notes Set 1.3 Overflow Conditions

This set of notes discusses the overflow conditions for unsigned and 2's complement addition. For both types, we formally prove that the conditions that we state are correct. Many of our faculty want our students to learn to construct formal proofs, so we plan to begin exposing you to this process in our classes. Prof. Lumetta is a fan of Prof. George Polya's educational theories with regard to proof techniques, and in particular the idea that one builds up a repertoire of approaches by seeing the approaches used in practice.

#### 1.3.1 Implication and Mathematical Notation

Some of you may not have been exposed to basics of mathematical logic, so let's start with a brief introduction to implication. We'll use variables  $p$  and  $q$  to represent statements that can be either true or false. For example,  $p$  might represent the statement, "Jan is an ECE student," while  $q$  might represent the statement, "Jan works hard." The **logical complement** or **negation** of a statement  $p$ , written for example as "not  $p$ ," has the opposite truth value: if  $p$  is true, not  $p$  is false, and if  $p$  is false, not  $p$  is true.

An **implication** is a logical relationship between two statements. The implication itself is also a logical statement, and may be true or false. In English, for example, we might say, "If  $p$ ,  $q$ ." In mathematics, the same implication is usually written as either " $q$  if  $p$ " or " $p \rightarrow q$ ," and the latter is read as, " $p$  implies  $q$ ." Using our example values for  $p$  and  $q$ , we can see that  $p \rightarrow q$  is true: "Jan is an ECE student" does in fact imply that "Jan works hard!"

The implication  $p \rightarrow q$  is only considered false if  $p$  is true and  $q$  is false. In all other cases, the implication is true. This definition can be a little confusing at first, so let's use another example to see why. Let  $p$  represent the statement "Entity X is a flying pig," and let  $q$  represent the statement, "Entity X obeys air traffic control regulations." Here the implication  $p \rightarrow q$  is again true: flying pigs do not exist, so  $p$  is false, and thus " $p \rightarrow q$ " is true—for any value of statement  $q$ !

Given an implication " $p \rightarrow q$ ," we say that the **converse** of the implication is the statement " $q \rightarrow p$ ," which is also an implication. In mathematics, the converse of  $p \rightarrow q$  is sometimes written as " $q$  only if  $p$ ." The converse of an implication may or may not have the same truth value as the implication itself. Finally, we frequently use the shorthand notation, " $p$  if and only if  $q$ ," (or, even shorter, " $p$  iff  $q$ ") to mean " $p \rightarrow q$  and  $q \rightarrow p$ ." This last statement is true only when both implications are true.

#### 1.3.2 Overflow for Unsigned Addition

Let's say that we add two  $N$ -bit unsigned numbers,  $A$  and  $B$ . The  $N$ -bit unsigned representation can represent integers in the range  $[0, 2^N - 1]$ . Recall that we say that the addition operation has overflowed if the number represented by the  $N$ -bit pattern produced for the sum does not actually represent the number  $A + B$ .

For clarity, let's name the bits of  $A$  by writing the number as  $a_{N-1}a_{N-2}\dots a_1a_0$ . Similarly, let's write  $B$  as  $b_{N-1}b_{N-2}\dots b_1b_0$ . Name the sum  $C = A + B$ . The sum that comes out of the add unit has only  $N$  bits, but recall that we claimed in class that the overflow condition for unsigned addition is given by the **carry** out of the most significant bit. So let's write the sum as  $c_Nc_{N-1}c_{N-2}\dots c_1c_0$ , realizing that  $c_N$  is the carry out and not actually part of the sum produced by the add unit.

**Theorem:** Addition of two  $N$ -bit unsigned numbers  $A = a_{N-1}a_{N-2}\dots a_1a_0$  and  $B = b_{N-1}b_{N-2}\dots b_1b_0$  to produce sum  $C = A + B = c_Nc_{N-1}c_{N-2}\dots c_1c_0$ , overflows if and only if the carry out  $c_N$  of the addition is a 1 bit.

**Proof:** Let's start with the “if” direction. In other words,  $c_N = 1$  implies overflow. Recall that unsigned addition is the same as base 2 addition, except that we discard bits beyond  $c_{N-1}$  from the sum  $C$ . The bit  $c_N$  has place value  $2^N$ , so, when  $c_N = 1$  we can write that the correct sum  $C \geq 2^N$ . But no value that large can be represented using the  $N$ -bit unsigned representation, so we have an overflow.

The other direction (“only if”) is slightly more complex: we need to show that overflow implies that  $c_N = 1$ . We use a range-based argument for this purpose. Overflow means that the sum  $C$  is outside the representable range  $[0, 2^N - 1]$ . Adding two non-negative numbers cannot produce a negative number, so the sum can't be smaller than 0. Overflow thus implies that  $C \geq 2^N$ .

Does that argument complete the proof? No, because some numbers, such as  $2^{N+1}$ , are larger than  $2^N$ , but do not have a 1 bit in the  $N$ th position when written in binary. We need to make use of the constraints on  $A$  and  $B$  implied by the possible range of the representation.

In particular, given that  $A$  and  $B$  are represented as  $N$ -bit unsigned values, we can write

$$\begin{aligned} 0 &\leq A \leq 2^N - 1 \\ 0 &\leq B \leq 2^N - 1 \end{aligned}$$

We add these two inequalities and replace  $A + B$  with  $C$  to obtain

$$0 \leq C \leq 2^{N+1} - 2$$

Combining the new inequality with the one implied by the overflow condition, we obtain

$$2^N \leq C \leq 2^{N+1} - 2$$

All of the numbers in the range allowed by this inequality have  $c_N = 1$ , completing our proof.

### 1.3.3 Overflow for 2's Complement Addition

Understanding overflow for 2's complement addition is somewhat trickier, which is why the problem is a good one for you to think about on your own first. Our operands,  $A$  and  $B$ , are now two  $N$ -bit 2's complement numbers. The  $N$ -bit 2's complement representation can represent integers in the range  $[-2^{N-1}, 2^{N-1} - 1]$ . Let's start by ruling out a case that we can show never leads to overflow.

**Lemma:** Addition of two  $N$ -bit 2's complement numbers  $A$  and  $B$  does not overflow if one of the numbers is negative and the other is not.

**Proof:** We again make use of the constraints implied by the fact that  $A$  and  $B$  are represented as  $N$ -bit 2's complement values. We can assume **without loss of generality**<sup>1</sup>, or **w.l.o.g.**, that  $A < 0$  and  $B \geq 0$ .

Combining these constraints with the range representable by  $N$ -bit 2's complement, we obtain

$$\begin{aligned} -2^{N-1} &\leq A < 0 \\ 0 &\leq B < 2^{N-1} \end{aligned}$$

We add these two inequalities and replace  $A + B$  with  $C$  to obtain

$$-2^{N-1} \leq C < 2^{N-1}$$

But anything in the range specified by this inequality can be represented with  $N$ -bit 2's complement, and thus the addition does not overflow.

---

<sup>1</sup>This common mathematical phrasing means that we are using a problem symmetry to cut down the length of the proof discussion. In this case, the names  $A$  and  $B$  aren't particularly important, since addition is commutative ( $A + B = B + A$ ). Thus the proof for the case in which  $A$  is negative (and  $B$  is not) is identical to the case in which  $B$  is negative (and  $A$  is not), except that all of the names are swapped. The term “without loss of generality” means that we consider the proof complete even with additional assumptions, in our case that  $A < 0$  and  $B \geq 0$ .



We are now ready to state our main theorem. For convenience, let's use different names for the actual sum  $C = A + B$  and the sum  $S$  returned from the add unit. We define  $S$  as the number represented by the bit pattern produced by the add unit. When overflow occurs,  $S \neq C$ , but we always have  $(S = C) \bmod 2^N$ .

**Theorem:** Addition of two  $N$ -bit 2's complement numbers  $A$  and  $B$  overflows if and only if one of the following conditions holds:

1.  $A < 0$  and  $B < 0$  and  $S \geq 0$
2.  $A \geq 0$  and  $B \geq 0$  and  $S < 0$

**Proof:** We once again start with the “if” direction. That is, if condition 1 or condition 2 holds, we have an overflow. The proofs are straightforward. Given condition 1, we can add the two inequalities  $A < 0$  and  $B < 0$  to obtain  $C = A + B < 0$ . But  $S \geq 0$ , so clearly  $S \neq C$ , thus overflow has occurred.

Similarly, if condition 2 holds, we can add the inequalities  $A \geq 0$  and  $B \geq 0$  to obtain  $C = A + B \geq 0$ . Here we have  $S < 0$ , so again  $S \neq C$ , and we have an overflow.

We must now prove the “only if” direction, showing that any overflow implies either condition 1 or condition 2. By the **contrapositive**<sup>2</sup> of our Lemma, we know that if an overflow occurs, either both operands are negative, or they are both positive.

Let's start with the case in which both operands are negative, so  $A < 0$  and  $B < 0$ , and thus the real sum  $C < 0$  as well. Given that  $A$  and  $B$  are represented as  $N$ -bit 2's complement, they must fall in the representable range, so we can write

$$\begin{aligned} -2^{N-1} &\leq A < 0 \\ -2^{N-1} &\leq B < 0 \end{aligned}$$

We add these two inequalities and replace  $A + B$  with  $C$  to obtain

$$-2^N \leq C < 0$$

Given that an overflow has occurred,  $C$  must fall outside of the representable range. Given that  $C < 0$ , it cannot be larger than the largest possible number representable using  $N$ -bit 2's complement, so we can write

$$-2^N \leq C < -2^{N-1}$$

We now add  $2^N$  to each part to obtain

$$0 \leq C + 2^N < 2^{N-1}$$

This range of integers falls within the representable range for  $N$ -bit 2's complement, so we can replace the middle expression with  $S$  (equal to  $C$  modulo  $2^N$ ) to find that

$$0 \leq S < 2^{N-1}$$

Thus, if we have an overflow and both  $A < 0$  and  $B < 0$ , the resulting sum  $S \geq 0$ , and condition 1 holds.

The proof for the case in which we observe an overflow when both operands are non-negative ( $A \geq 0$  and  $B \geq 0$ ) is similar, and leads to condition 2. We again begin with inequalities for  $A$  and  $B$ :

$$\begin{aligned} 0 &\leq A < 2^{N-1} \\ 0 &\leq B < 2^{N-1} \end{aligned}$$

We add these two inequalities and replace  $A + B$  with  $C$  to obtain

$$0 \leq C < 2^N$$

---

<sup>2</sup>If we have a statement of the form ( $p$  implies  $q$ ), its contrapositive is the statement (not  $q$  implies not  $p$ ). Both statements have the same truth value. In this case, we can turn our Lemma around as stated.

Given that an overflow has occurred,  $C$  must fall outside of the representable range. Given that  $C \geq 0$ , it cannot be smaller than the smallest possible number representable using  $N$ -bit 2's complement, so we can write

$$2^{N-1} \leq C < 2^N$$

We now subtract  $2^N$  to each part to obtain

$$-2^{N-1} \leq C - 2^N < 0$$

This range of integers falls within the representable range for  $N$ -bit 2's complement, so we can replace the middle expression with  $S$  (equal to  $C$  modulo  $2^N$ ) to find that

$$-2^{N-1} \leq S < 0$$

Thus, if we have an overflow and both  $A \geq 0$  and  $B \geq 0$ , the resulting sum  $S < 0$ , and condition 2 holds.

Thus overflow implies either condition 1 or condition 2, completing our proof.

## ECE120: Introduction to Computer Engineering

### Notes Set 1.4 Logic Operations

This set of notes briefly describes a generalization to truth tables, then introduces Boolean logic operations as well as notational conventions and tools that we use to express general functions on bits. We illustrate how logic operations enable us to express functions such as overflow conditions concisely, then show by construction that a small number of logic operations suffices to describe any operation on any number of bits. We close by discussing a few implications and examples.

#### 1.4.1 Truth Tables

You have seen the basic form of truth tables in the textbook and in class. Over the semester, we will introduce several extensions to the basic concept, mostly with the goal of reducing the amount of writing necessary when using truth tables. For example, the truth table to the right uses two generalizations to show the carry out  $C$  (also the unsigned overflow indicator) and the sum  $S$  produced by adding two 2-bit unsigned numbers. First, rather than writing each input bit separately, we have grouped pairs of input bits into the numbers  $A$  and  $B$ . Second, we have defined multiple output columns so as to include both bits of  $S$  as well as  $C$  in the same table. Finally, we have grouped the two bits of  $S$  into one column.

Keep in mind as you write truth tables that only rarely does an operation correspond to a simple and familiar process such as addition of base 2 numbers. We had to choose the unsigned and 2's complement representations carefully to allow ourselves to take advantage of a familiar process. In general, for each line of a truth table for an operation, you may need to make use of the input representation to identify the input values, calculate the operation's result as a value, and then translate the value back into the correct bit pattern using the output representation. Signed magnitude addition, for example, does not always correspond to base 2 addition: when the signs of the two input operands differ, one should instead use base 2 subtraction. For other operations or representations, base 2 arithmetic may have no relevance at all.

inputs		outputs	
$A$	$B$	$C$	$S$
00	00	0	00
00	01	0	01
00	10	0	10
00	11	0	11
01	00	0	01
01	01	0	10
01	10	0	11
01	11	1	00
10	00	0	10
10	01	0	11
10	10	1	00
10	11	1	01
11	00	0	11
11	01	1	00
11	10	1	01
11	11	1	10

#### 1.4.2 Boolean Logic Operations

In the middle of the 19<sup>th</sup> century, George Boole introduced a set of logic operations that are today known as **Boolean logic** (also as **Boolean algebra**). These operations today form one of the lowest abstraction levels in digital systems, and an understanding of their meaning and use is critical to the effective development of both hardware and software.

You have probably seen these functions many times already in your education—perhaps first in set-theoretic form as Venn diagrams. However, given the use of common English words *with different meanings* to name some of the functions, and the sometimes confusing associations made even by engineering educators, we want to provide you with a concise set of definitions that generalizes correctly to more than two operands. You may have learned these functions based on truth values (true and false), but we define them based on bits, with 1 representing true and 0 representing false.

Table 1 on the next page lists logic operations. The first column in the table lists the name of each function. The second provides a fairly complete set of the notations that you are likely to encounter for each function, including both the forms used in engineering and those used in mathematics. The third column defines the function's value for two or more input operands (except for NOT, which operates on a single value). The last column shows the form generally used in logic schematics/diagrams and mentions the important features used in distinguishing each function (in pictorial form usually called a **gate**, in reference to common physical implementations) from the others.