

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J43 MLB SCHEMATIC DVT

REV 6.5.0

4/09/13

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODEATE>

(.csa)

Page	Contents	Sync
1	1 Table of Contents	MASTER
2	2 BOM Configuration	J41_MLB 04/09/2013
3	3 BOM Variants	K21_MLB 11/16/2010
4	4 PD PARTS	MASTER
5	5 CPU GFX/NCTF/RSVD	J41_MLB 02/06/2013
6	6 CPU Misc/JTAG/CFG/RSVD	J41_MLB 04/02/2013
7	7 CPU DDR3/LPDDR3 Interfaces	J41_MLB 02/06/2013
8	8 CPU/PCH POWER	J41_MLB 04/09/2013
9	9 CPU/PCH GROUNDS	J41_MLB 02/06/2013
10	10 CPU Decoupling	WILL_J43 01/08/2013
11	11 PCH Decoupling	J41_MLB 02/07/2013
12	12 PCH Audio/JTAG/SATA/CLK	J41_MLB 02/06/2013
13	13 PCH PM/PCI/GFX	J41_MLB 02/06/2013
14	14 PCH PCIe/USB/LPC/SPI/SMBus	J41_MLB 02/06/2013
15	15 PCH GPIO/MISC/LPIO	J41_MLB 04/02/2013
16	16 CPU/PCH Merged XDP	J41_MLB 02/06/2013
17	17 Chipset Support	J41_MLB 02/06/2013
18	18 Project Chipset Support	J41_MLB 02/15/2013
19	19 DDR3 VREF MARGINING	J41_MLB 02/12/2013
20	20 LPDDR3 DRAM Channel A (0-31)	J41_MLB 02/06/2013
21	21 LPDDR3 DRAM Channel A (32-63)	J41_MLB 02/06/2013
22	22 LPDDR3 DRAM Channel B (0-31)	J41_MLB 02/06/2013
23	23 LPDDR3 DRAM Channel B (32-63)	J41_MLB 02/06/2013
24	24 LPDDR3 DRAM Termination	J41_MLB 02/06/2013
25	25 Thunderbolt Host (1 of 2)	J41_MLB 02/06/2013
26	26 Thunderbolt Host (2 of 2)	J41_MLB 02/06/2013
27	27 TBT Power Support	J41_MLB 02/06/2013
28	28 Thunderbolt Connector A	J41_MLB 02/07/2013
29	29 Wireless Connector	J41_MLB 02/06/2013
30	30 SSD Connector	J41_MLB 04/09/2013
31	31 Camera 1 of 2	J41_MLB 04/02/2013
32	32 Camera 2 of 2	J41_MLB 03/20/2013
33	33 SD READER CONNECTOR	MASTER 07/01/2011
34	34 SD CONTROLLER (GL3219)	MASTER 10/11/2010
35	35 External A USB3 Connector	J41_MLB 02/07/2013
36	36 IPD Connector	J41_MLB 02/12/2013
37	37 SMC	J41_MLB 02/06/2013
38	38 SMC Shared Support	J41_MLB 02/06/2013
39	39 SMC Project Support	J41_MLB 02/06/2013
40	40 SMBus Connections	J41_MLB 02/06/2013
41	41 High Side Current Sensing	J41_MLB 03/28/2013
42	42 Voltage & Load Side Current Sensing	J41_MLB 03/28/2013
43	43 Debug Sensors 1	J41_MLB 03/28/2013
44	44 Thermal Sensors	J41_MLB 02/06/2013
45	45 Fan	J41_MLB 02/06/2013

(.csa)

Page	Contents	Sync
46	61 LPC+SPI Debug Connector	J41_MLB 04/02/2013
47	64 Audio: Speaker Amp	J41_MLB 02/06/2013
48	69 Battery Connector	MASTER
49	70 DC-In & G3H Supply	J41_MLB 02/06/2013
50	71 PBus Supply & Battery Charger	J41_MLB 02/09/2013
51	72 CPU VR12.6 VCC Regulator IC	J41_MLB 04/09/2013
52	73 CPU VR12.5 VCC Power Stage	J41_MLB 04/09/2013
53	74 LPDDR3 Supply	J41_MLB 02/09/2013
54	75 5V S4RS3 / 3.3V S5 Power Supply	J41_MLB 09/17/2012
55	76 1.05V S0 Power Supply	J41_MLB 03/28/2013
56	77 LCD/KBD Backlight Driver	J41_MLB 02/06/2013
57	78 Misc Power Supplies	J41_MLB 02/06/2013
58	80 Power FETs	J41_MLB 02/06/2013
59	81 Power Control	J41_MLB 02/06/2013
60	83 Internal DisplayPort Connector	J41_MLB 11/13/2012
61	95 Left I/O (LIO) Connector	CLEAN_J43 11/13/2012
62	100 Power Aliases	J41_MLB 01/30/2013
63	102 Signal Aliases	J41_MLB 08/30/2012
64	104 Func Test / No Test	J41_MLB 02/01/2013
65	105 Project FCT/NC/Aliases	J41_MLB 09/13/2012
66	110 PCB Rule Definitions	CONSTRAINTS 10/24/2012
67	111 CPU Constraints	CONSTRAINTS 09/25/2012
68	112 PCH Constraints 1	CLEAN_J43 11/13/2012
69	113 PCH Constraints 2	J41_MLB 12/14/2012
70	114 Memory Constraints	CONSTRAINTS 09/25/2012
71	115 Thunderbolt Constraints	CONSTRAINTS 09/25/2012
72	116 Camera Constraints	J41_MLB 01/30/2013
73	117 SMC Constraints	CONSTRAINTS 09/25/2012
74	118 Project Specific Constraints	J41_MLB 12/07/2012
75	119 Project Specific Constraints	CONSTRAINTS 09/25/2012
76	121 Reference	J41_MLB 07/03/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9800	1	SCHEM_MLB_J43	SCH	CRITICAL	
820-3437	1	PCBF_MLB_J43	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Tue Apr 9 20:06:04 2013

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

<PART_DESCRIPTION>	
DRAWING NUMBER <SCH_NUM>	SIZE D
Apple Inc.	
<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
BRANCH <BRANCH>	PAGE 1 OF 121
SHEET 1 OF 76	

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE ,COMMON ,MLB_MISC ,MLB_DEBUG:ENG ,MLB_PROGPARTS
MLB_MISC	PPSV5_DCIN:NO,TBTHV:P15V,EDP,CAM_XTAL:NO,CAM_WAKE:NO,APCLKRQ:ISOL,TPAD_INTWAKE:SHARED,USB_PWR:S3,SD_ON_MLB,VCORE_FETS
MLB_DEVEL:ENG	ALTERNATE ,BKLT:ENG ,XDP_CONN ,DDRVREF_DAC ,SOPGOOD_ISL ,DBGLED ,ISNS :ENG
MLB_DEVEL:PVT	XDP_CONN
MLB_DEBUG:ENG	DEVEL_BOM ,XDP ,LPCPLUS
MLB_DEBUG:PVT	DEVEL_BOM ,BKLT:PROD ,XDP ,LPCPLUS ,ISNS :PROD
MLB_DEBUG:PROD	BKLT:PROD ,LPCPLUS ,XDP ,ISNS :PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS:ENG	CPU_HS_ISNS:YES,CPUVR_ISNS:YES,DRAM_ISNS:YES,PIV05_ISNS:YES,AIRPORT_ISNS:YES,SSD_ISNS:YES,LCDMULT_ISNS:YES,PV355_ISNS:YES,IV350_ISNS:YES,OTHER_HS_ISNS:YES,CAM_ISNS:YES,CPUDDR_ISNS:YES,PANEL_ISNS:YES
ISNS:PROD	CPU_HS_ISNS:YES,CPUVR_ISNS:YES,DRAM_ISNS:YES,PIV05_ISNS:NO,AIRPORT_ISNS:NO,SSD_ISNS:YES,LCDMULT_ISNS:NO,PV355_ISNS:NO,IV350_ISNS:NO,OTHER_HS_ISNS:NO,CAM_ISNS:NO,CPUDDR_ISNS:NO,PANEL_ISNS:NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EPPROM,256KBIT,SP1,5MHZ,1.8V,2X3QFN	U2890	CRITICAL	TBTROM:BLANK
341S3802	1	IC,EPPROM,C/R (V23.4) EVT,J41/J41	U2890	CRITICAL	TBTROM:PROG
338S1159	1	IC,SMC12-A3,40MHZ/50DMIPS MCU,9X9,157BGA	U5000	CRITICAL	SMC:BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8X6X0.8	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8X6X0.8	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S3809	1	IC,EFI ROM (V0071) DVT,J41/J43	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW_SR16M_PRQ_C0,1.3,15W,2+3,1.0,3M,BGA	U0500	CRITICAL	CPU:1.3GHZ
337S4526	1	HSW_SR16L_PRQ_C0,1.4,15W,2+3,1.1,3M,BGA	U0500	CRITICAL	CPU:1.4GHZ
337S4528	1	HSW_SR16H_PRQ_C0,1.7,15W,2+3,1.1,4M,BGA	U0500	CRITICAL	CPU:1.7GHZ
338S1113	1	IC,TBT,CR-4C,B1,PRQ,CIO,288,12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC,BCM15700A2,S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY, SUBASSY, PCBA, HALL EFFECT, K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL	
825-7670	1	LABEL, TEXT ,MLB ,K21/K78	LABEL		
376S0964	2	MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN
376S1173	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1174	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0681	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0676	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0680	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0678	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0666	4	IC,SDRAM,8Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0679	4	IC,SDRAM,16Gb,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE:MICRON_4GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NXP alt for Diodes dual
376S1089	376S1128		ALL	NXP alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Dale/Vishay alt to Cynite
372S0186	372S0185		ALL	NXP alt to Diodes
197S0479	197S0478		ALL	200uW Epson alt to NDK
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cyntec alt to NEC
197S0480	197S0343		ALL	NDK crystal alt to TMC
197S0481	197S0343		ALL	Epson crystal alt to TMC
107S0254	107S0241		ALL	Cyntec sense R alt to TFT
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	Onsemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NDK alt to TMC
197S0545	197S0544		ALL	Epson alt to TMC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Renesas alt to Vishay
152S1876	152S1804		ALL	TDK alt to Toko
107S0255	107S0240		ALL	Cyntec alt to TFT
107S0250	107S0248		ALL	Cyntec alt to TFT

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2

<

BOM Variants NOTE: All the "GOOD" BOM Configs have been de-activated

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4146	PCBA,MLB,GOOD,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4293	PCBA,MLB,GOOD,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4294	PCBA,MLB,GOOD,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4295	PCBA,MLB,GOOD,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4745	PCBA,MLB,GOOD,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4445	PCBA,MLB,BETTER,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4446	PCBA,MLB,BETTER,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4447	PCBA,MLB,BETTER,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4448	PCBA,MLB,BETTER,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4746	PCBA,MLB,BETTER,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4755	PCBA,MLB,BEST,HY-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4756	PCBA,MLB,BEST,HY-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4757	PCBA,MLB,BEST,EL-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4758	PCBA,MLB,BEST,EL-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4759	PCBA,MLB,BEST,MI-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
685-0025	CMN PTS,PCBA,MLB,J43	MLB_COMMON
985-0018	J43 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0064	VCORE FET,REN,J43	VCORE_FET:REN
685-0065	VCORE FET,VSHY,J43	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0064	685-0065		ALL	Renesas alt for Vishay

333S0704	333S0700		ALL	Elpida CAM DRAM alt to Hynix
----------	----------	--	-----	------------------------------

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3758	1	IC,SMC-A3 SCPL,EXT,V22.12a19,PROTO 1,J43	U5000	CRITICAL	SMC:PROG

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1215	1	IC,GL3219,USB3 SD CARD READER,46P,LQFN	U4500	CRITICAL	

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0018	1	J43 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0025	1	CMN PTS,PCBA,MLB,J43	CMNPTS	CRITICAL	MLB_CMNPTS
685-0065	1	VCORE FET,VSHY,J43	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=K21 MLB SYNC DATE=11/16/2010
 PAGE TITLE
BOM Variants


DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	BRANCH <BRANCH>
PAGE 3 OF 121	SHEET 3 OF 76

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN_TOPSIDE,ALT,J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN_TOPSIDE_COVER,ALT,J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN_TBT,J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN_COVER,TBT,J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN_MDP,J11/J13	MDPCAN	CRITICAL	
806-3083	1	SHLD,USB,MLB,J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR,CPU,J41/J43	CPU_INSULATOR	CRITICAL	

Plated Board Slot




CPU Heat Sink Mounting Bosses




EMI I/O Pogo Pins

DisplayPort Pogo/USB/SD Card Pogo



Can Slots



SYNC MASTER=MASTER	SYNC DATE=MASTER
PAGE TITLE	
PD PARTS	
Apple Inc.	D
DRAWING NUMBER <SCH_NUM>	
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 4 OF 121	
SHEET 4 OF 76	

D

D

C




C

B

B

A

A




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013			
PAGE TITLE					
CPU GFX/NCTF/RSVD					
DRAWING NUMBER	SIZE	<SCH_NUM>	D		
REVISION		<E4LABEL>			
BRANCH		<BRANCH>			
PAGE		5 OF 121			
SHEET		5 OF 76			

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

1



C

1

www.laptop-schematics.com

8


1

```



CFG<10>:SAFE MODE BOOT      1 = NORMAL OPERATION    0 = POWER FEATURES NOT ACTIVATED
CFG<9>:NO SVID-CAPABLE VR   1 = VR SUPPORTS SVID   0 = VR DOES NOT SUPPORT SVID
CFG<8>:ALLOW NOA ON LOCKED UNITS 1 = NORMAL OPERATION 0 = NOA ALWAYS UNLOCKED
CFG<4>:eDP ENABLE/DISABLE     1 = DISABLED          0 = ENABLED
CFG<1>:PCH-LESS MODE        1 = NORMAL OPERATION    0 = PCH-LESS MODE
CFG<0>:RESET SEQUENCE STALL 1 = NORMAL OPERATION    0 = STALL AFTER PCU PLL LOCK

```

These can be placed close to J1800
and are only for debug access



Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).




SYNC MASTER=J41 MLB		SYNC DATE=04/02/2013	
PAGE TITLE			
CPU Misc/JTAG/CFG/RSVD			
	Apple Inc.		
	DRAWING NUMBER <SCH_NUM>	SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.			
		BRANCH <BRANCH>	
		PAGE 6 OF 121	
		SHEET 6 OF 76	



www.laptop-schematics.com

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srinivas, dated 9/10/2012 2:11pm.



D

D

C




C

B

B

A

A




R0960
100
PLACE_NEAR=U0500.E62:50.8mm
1/20W MF 201

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013			
PAGE TITLE					
CPU/PCH GROUNDS					
DRAWING NUMBER	SIZE	<SCH_NUM>	D		
REVISION		<E4LABEL>			
BRANCH		<BRANCH>			
PAGE		9 OF 121			
SHEET		9 OF 76			


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 1.0 unless stated otherwise


CPU VCC Decoupling



CPU VDDQ DECOUPLING



SYNC MASTER=WILL J43		SYNC DATE=01/08/2013
PAGE TITLE		
CPU Decoupling		
DRAWING NUMBER <SCH_NUM> D		
REVISION <E4LABEL>		
BRANCH <BRANCH>		
PAGE 10 OF 121		
SHEET 10 OF 76		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUC OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		





LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0
as well as from clarification email, from Sriniv, dated 9/10/2012 2:11pm.

SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013
PAGE TITLE		
PCH Decoupling		
DRAWING NUMBER	SHEET	
<SCH_NUM>	D	
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE	12 OF 121	
SHEET	11 OF 76	

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



D

D

C


C

B


B

A

A



SLP_S0# can be driven high outside of S0.
U1420 ensures signal will only be high in S0.



PP3V3_S5	
PP3V3_S0	
R1405	1K 1 5% 1/20W MF 201 PM_PWRBTN_L 13 16 37
R1410	10K 1 5% 1/20W MF 201 PM_BATLOW_L 13 37
R1452	10K 1 5% 1/20W MF 201 PCIE_WAKE_L 13 29 31 64
R1455	10K 1 5% 1/20W MF 201 PM_CLKRUN_L 13 37 46 64
R1460	100K 1 5% 1/20W MF 201 PM_SLP_S5_L 13 37 59
R1461	100K 1 5% 1/20W MF 201 PM_SLP_S4_L 13 18 29 36 37 59
R1462	100K 1 5% 1/20W MF 201 PM_SLP_S3_L 13 17 18 37 59
R1463	100K 1 5% 1/20W MF 201 PM_SLP_S0_L 13 18 37
R1464	100K 1 5% 1/20W MF 201 PM_SLP_SUS_L 13 42 59
R1430	100K 1 5% 1/20W MF 201 EDP_BKL_EN 13 56
R1431	100K 1 5% 1/20W MF 201 EDP_PANEL_PWR 13 60
R1440	100K 1 5% 1/20W MF 201 TBT_EN_CIO_PWR_L 13 25 27
R1441	10K 1 5% 1/20W MF 201 SMC_RUNTIME_SCI_L 13 37
R1442	100K 1 5% 1/20W MF 201 AUD_IP_PERIPHERAL_DET 13 64
R1443	100K 1 5% 1/20W MF 201 AUD_I2C_INT_L 13 64
R1445	100K 1 5% 1/20W MF 201 ODD_PWR_EN_L 13 64
R1446	100K 1 5% 1/20W MF 201 DP_AUXCH_ISOL_L 13 28
R1447	100K 1 5% 1/20W MF 201 ENET_LOW_PWR 13 64
R1448	100K 1 5% 1/20W MF 201 AUD_PWR_EN 13 59 61 65
R1449	100K 1 5% 1/20W MF 201 AUD_IPHS_SWITCH_EN 13 64

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013
 PAGE TITLE PCH PM/PCI/GFX
 DRAWING NUMBER <SCH_NUM> D
 Apple Inc.
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

D

D

C

C

B


B

A

A

PCIe Port Assignments:

Thunderbolt lane 0



Thunderbolt lane 1

Thunderbolt lane 2

Thunderbolt lane 3


AirPort

Reserved: FireWire

SD Card Reader (& Ethernet if combo)

Camera

PP1V05_S0SW_PCH_VCCUSB3PLL

CRITICAL OMIT_TABLEUSB Port Assignments:

Ext A (LS/FS/HS)

Ext B (LS/FS/HS)

BT

IR

Trackpad

Unused



Reserved: Camera

Reserved: SD (HS)



USB3 Port Assignments:

Ext A (SS)


Ext B (SS)

CRITICAL OMIT_TABLE


SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.

PP3V3_SUSPP3V3_SUS


BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H




GPIO12:
CR: TBT_GO2SX_BIDIR, requires 100k pull-up to SUS
RR/FR: DPHDMIMUX_SEL_TBT, requires 100k pull-up to TBTLC



PLT RESET L





R1616 should also be stuffed if platform does not use SD card




Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

PLACE_NEAR=U0500.AW15:2.54mm



Pull-up on TBT page

Requires connection to SMC via 1K series R




SYNC MASTER=J41 MLB		SYNC DATE=04/02/2013
PAGE TITLE		
PCH GPIO/MISC/LPIO		DRAWING NUMBER <SCH_NUM>
Apple Inc.		SIZE D
<E4LABEL>		REVISION
<BRANCH>		BRANCH
<BRANCH>		PAGE 16 OF 121
NOTICE OF PROPRIETARY PROPERTY:		SHEET 15 OF 76
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		
THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		


Extra BPM Testpoints

XDP_BPM_L<2> TP1802
XDP_BPM_L<3> TP1803
XDP_BPM_L<4> TP1804
XDP_BPM_L<5> TP1805
XDP_BPM_L<6> TP1806
XDP_BPM_L<7> TP1807

CPU_VCCST_PWRGD R1800 1K XDP
PM_PWRBTN_L R1802 0 XDP
PM_PCH_SYS_PWROK R1804 0 XDP
XDP_CPU_TCK R1835 0 XDP
PCH_JTAGX R1835 0 XDP



NOTE: This is not the standard XDP pinout.
Use with 921-0133 Adapter Flex to support chipset debug.



PCH XDP Signals



These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals

XDP_MLB_RAMCFG0 TP1870
XDP_USB_EXTA_OC_L MAKE_BASE=TRUE
XDP_USB_EXTB_OC_L MAKE_BASE=TRUE
XDP_USB_EXTC_OC_L MAKE_BASE=TRUE
XDP_USB_EXTD_OC_L
XDP_SDCONN_STATE_CHANGE_L MAKE_BASE=TRUE
XDP_MLB_RAMCFG1 TP1876
XDP_MLB_RAMCFG2 TP1877
XDP_MLB_RAMCFG3 TP1878
XDP_JTAG_ISP_TCK
XDP_SSD_PCIE3_SEL_L R1881 1K 5% 1/20W MF 201
XDP_SSD_PCIE2_SEL_L R1882 1K 5% 1/20W MF 201
XDP_SSD_PCIE1_SEL_L R1883 1K 5% 1/20W MF 201
XDP_SSD_PCIE0_SEL_L R1884 1K 5% 1/20W MF 201
XDP_LPCPLUS_GPIO
XDP_PCH_GPIO17
XDP_PCH_GPIO76
XDP_JTAG_ISP_TDI
Unused & MLB_RAMCFGx GPIOs have TPs.

USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
SSD_PCIE_SEL_L straps are connected via 1K to common net.
LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.


CPU JTAG Isolation




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013
PAGE TITLE		
CPU/PCH Merged XDP		
DRAWING NUMBER	<SCH_NUM>	SIZE D
REVISION	<E4LABEL>	
BRANCH	<BRANCH>	
PAGE	18 OF 121	
SHEET	16 OF 76	

System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal




PCH Reset Button




Memory VTT Enable Level-Shifter



VCCST (1.05V S0) PWRGD




PCH PWROK Generation




SYNC MASTER: J41 MLB	SYNC DATE: 02/06/2013
PAGE TITLE	
Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUC OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	

Platform Reset Connections




GreenCLK 25MHz Power




DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface.
DP++ spec violation, should remove!




TBTSNK1_DDC is pulled-up just to indicate that DP port is used. No DDC on this port, AUX-only.
NOTE: Only DDC_DATA is sensed by PCH, so DDC_CLK pull-ups are unstuffed.

Thunderbolt Pull-up/downs




TBT Aliases




No MAKE_BASE on TCK/TDI as these are provided on XDP page.

RAM Configuration Straps




LPDDR3 Alias Support



Project Chipset Support	
PAGE TITLE	SYNC_MASTER=J41_MLB
DRAWING NUMBER	SHEET
<SCH_NUM>	D
REVISION	
<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
IV ALL RIGHTS RESERVED	

LPDDR3 CHANNEL A (0-31)




PLACEMENT_NOTE:

10uF caps are shared between DRAM.
Distribute evenly.

SYNC MASTER=J41_MLB	SYNC DATE=02/06/2013
PAGE TITLE	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
23 OF 121	
SHEET	
20 OF 76	

LPDDR3 CHANNEL A (32-63)



PLACEMENT N


10uF caps are shared between DRA
Distribute evenly.

SYNC MASTER=J41 MLB	SYNC DATE=02/06/2013
PAGE TITLE	LPDDR3 DRAM Channel A (32-63)
 Apple Inc.	
DRAWING NUMBER <SCH_NUM>	D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 24 OF 121	
SHEET 21 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

D


D

LPDDR3 CHANNEL B (0-31)



SYNC MASTER=J41_MLB	SYNC DATE=02/06/2013
PAGE TITLE	
DRIVING NUMBER	SHEET
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	25 OF 121
SHEET	22 OF 76

LPDDR3 CHANNEL B (32-63)



SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
PAGE TITLE: LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER	SIZE	SHEET	BRANCH
<SCH_NUM>	D	<E4LABEL>	<BRANCH>
Apple Inc.			PAGE
NOTICE OF PROPRIETARY PROPERTY:		26 OF 121	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D

C

C



B

B

A

A

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



www.laptop-schematics.com

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013			
PAGE TITLE					
LPDDR3 DRAM Termination					
DRAWING NUMBER	SHEET	<SCH_NUM>	D		
REVISION		<E4LABEL>			
BRANCH		<BRANCH>			
PAGE		27 OF 121			
SHEET		24 OF 76			

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REPRODUCE OR COPY IT
IV ALL RIGHTS RESERVED

D

D

C


C

B

B

A

A



D

D

C


C

B

B

A

A



EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)
Power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J41_MLB	SYNC DATE=02/06/2013
PAGE TITLE	
Thunderbolt Host (2 of 2)	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	29 OF 121
SHEET	26 OF 76

Page Notes


```

Power aliases required by this page:
- =PPV1IN_SW_TBTBST          (8-13V Boost Input)
- =PPV15V_TBT_REG             (15V Boost Output) 64
- =PPV3V_TBT_P3V3TBTBFET     (3.3V FET Input)
- =PPV3V_TBT_FET              (3.3V FET Output)
- =PPV3V_S0_TBTPWRCTL
- =PPV1V05_TBT_P1V05TBTBFET   (1.05V FET Input)
- =PPV1V05_TBT_FET             (1.05V FET Output)


```

Signal aliases required by this page
- =TBT_CLKREQ_L
- =TBT_RESET_L


BOM options provided by this page
(NONE)



Supervisor & CLKREQ# Isolation



TBT "POC" Power-up Reset



NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
NOT TO REPRODUCE OR COPY IT
NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
ALL RIGHTS RESERVED

D

D

C


C

B

B

A

A



D

D

C

C


B

B


A

A


OOB Isolation




Gumstick3 Connector



SYNC MASTER=J41 MLB	SYNC DATE=04/09/2013
PAGE TITLE	
SSD Connector	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	37 OF 121
SHEET	30 OF 76






CAMERA SENSOR






Sync Master: J41_MLB		Sync Date: 03/20/2013
Page Title:	Page Number:	Sheet Number:
Camera 2 of 2		D
Apple Inc.	<SCH_NUM>	SHEET
NOTICE OF PROPRIETARY PROPERTY:	<E4LABEL>	REVISION
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	<BRANCH>	BRANCH
THE POSSESSOR AGREES TO THE FOLLOWING:	<PAGE>	PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	40 OF 121	32 OF 76
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		




PAGE TITLE		DRAWING NUMBER		SIZE	
SD READER CONNECTOR		<SCH_NUM>		D	
		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE		PAGE		44 OF 121	
PROPRIETARY PROPERTY OF APPLE INC.		SHEET		33 OF 76	
THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

3.3V S3 SD Card Switch




USING ON CHIP CLOCK SOURCE MODE (CRYSTAL AS BACK-UP)





Right USB Port A

USB Port Power Switch




Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux



APN: 514-0819



SYNC MASTER=J41 MLB	SYNC DATE=02/07/2013
PAGE TITLE	External A USB3 Connector
 Apple Inc.	
BREWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 46 OF 121	SHEET 35 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC., AND THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.	

D

D

C


C

B


B

A

A




IPD Flex Connector



SYNC MASTER=J41_MLB	SYNC DATE=02/12/2013
PAGE TITLE	
IPD Connector	
Apple Inc.	
D	SHEET
<SCH_NUM>	SIZE
<REV>	REVISION
<E4LABEL>	BRANCH
<BRANCH>	PAGE
48 OF 121	SHEET
36 OF 76	


D

10



NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




INC MASTER=J41 MLB	SYNC DATE=02/06/2013
THE TITLE	
SMC	
 Apple Inc.	
DRAWING NUMBER <sch_num>	SIZE [D]
REVISION <E4LABEL>	
BRANCH <branch>	
PAGE 50 OF 121	
SHEET 37 OF 76	
NOTICE OF PROPRIETARY PROPERTY:	
E INFORMATION CONTAINED HEREIN IS THE	
PROPERTY OF THE ABOVE NAMED COMPANY.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
NOT TO REPRODUCE OR COPY IT	
NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
ALL RIGHTS RESERVED.	

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"





SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



SMC12 PECI Support



PP3V42_G3H

PP3V3_S4

PP1V05_S0

SMC_PME_S4_DARK_L R5167 100K 1~V~V~ 2 5% 1/20W MF 201

SMC_ONOFF_L R5170 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_SENSOR_ALERT_L R5172 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_LID R5171 100K 1~V~V~ 2 5% 1/20W MF 201

SMC_TX_L R5173 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_RX_L R5174 100K 1~V~V~ 2 5% 1/20W MF 201

SMC_DEBUGPRT_TX_L R5175 20K 1~V~V~ 2 5% 1/20W MF 201

SMC_DEBUGPRT_RX_L R5176 20K 1~V~V~ 2 5% 1/20W MF 201

SMC_TMS R5177 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_TDO R5178 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_TDI R5179 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_TCK R5180 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_BIL_BUTTON_L R5181 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_BC_ACOK R5187 100K 1~V~V~ 2 5% 1/20W MF 201

SMC_S5_PWRGD_VIN R5192 100K 1~V~V~ 2 5% 1/20W MF 201

SMC_INT_L R5193 10K 1~V~V~ 2 5% 1/20W MF 201

MEM_EVENT_L R5114 10K NO STUFF

CPU_THRMTRIP_3V3 R5117 100K 1~V~V~ 2 5% 1/20W MF 201

SMC_ROMBOOT R5188 1K 1~V~V~ 2 5% 1/20W MF 201

SMC_PM_G2_EN R5198 100K 1~V~V~ 2 5% 1/20W MF 201

SMC_ADAPTER_EN R5185 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_THRMTRIP R5186 10K 1~V~V~ 2 5% 1/20W MF 201

SMC_DELAYED_PWRGD R5191 100K 1~V~V~ 2 5% 1/20W MF 201

SMC_S4_WAKESRC_EN R5190 100K 1~V~V~ 2 5% 1/20W MF 201

Module has 3.3K PU NO STUFF

WIFI_EVENT_L R5189 10K 1~V~V~ 2 5% 1/20W MF 201

SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PAGE_TITLE SMC Shared Support

DRAWING NUMBER <SCH_NUM> D

REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 51 OF 121

SHEET 38 OF 76

www.laptop-schematics.com

www.laptop-schematics.com

8 | 7 | 6 | 5 | 4 | 3 | 2 | 1


D

D

C


C

Top-Block Swap




B

B



A

A



```

41 39 37 SMC_HS COMPUTING_ISENSE SMC_HS COMPUTING_ISENSE 37 39 41
42 39 37 SMC_PBUS_VSENSE — SMC_PBUS_VSENSE 37 39 42
41 39 37 SMC_BMON_ISENSE — SMC_BMON_ISENSE 37 39 41
41 39 37 SMC_DCIN_ISENSE — SMC_DCIN_ISENSE 37 39 41
42 39 37 SMC_DCIN_VSENSE — SMC_DCIN_VSENSE 37 39 42
43 39 37 SMC_BMON_DISCRETE_ISENSE SMC_BMON_DISCRETE_ISENSE 37 39 43
42 39 37 SMC_CPU_ISENSE — SMC_CPU_ISENSE 37 39 42
41 39 37 SMC_OTHER_HI_ISENSE — SMC_OTHER_HI_ISENSE 37 39 41
43 39 37 SMC_PANEL_ISENSE — SMC_PANEL_ISENSE 37 39 43
41 39 37 SMC_1V2S3_ISENSE — SMC_1V2S3_ISENSE 37 39 41
41 39 37 SMC_LCDBKLT_ISENSE — SMC_LCDBKLT_ISENSE 37 39 41
42 39 37 SMC_P3V3S5_ISENSE — SMC_P3V3S5_ISENSE 37 39 42
41 39 37 SMC_WLAN_ISENSE — SMC_WLAN_ISENSE 37 39 41
42 39 37 SMC_SSD_ISENSE — SMC_SSD_ISENSE 37 39 41
41 39 37 SMC_P3V3S0_ISENSE — SMC_P3V3S0_ISENSE 37 39 41
41 39 37 SMC_CAMERA_ISENSE — SMC_CAMERA_ISENSE 37 39 41
41 39 37 PP3V3_S0SW_SD — SD alias on page 103
42 39 37 SMC_P1V05S0_VSENSE — SMC_P1V05S0_VSENSE 37 39 42
42 39 37 SMC_CPUTDR_ISENSE — SMC_CPUTDR_ISENSE 37 39 42
42 39 37 SMC_P1V05S0_ISENSE — SMC_P1V05S0_ISENSE 37 39 42
42 39 37 SMC_CPU_VSENSE — SMC_CPU_VSENSE 37 39 42
43 39 37 SMC_CPUVR_ADJUST_ISENSE SMC_CPUVR_ADJUST_ISENSE 37 39 43
43 39 37 SMC_CPU_IMON_ISENSE — SMC_CPU_IMON_ISENSE 37 39 43
64 41 39 38 37 29 PP3V3_WLAN — PP3V3_WLAN 29 37 38 39 41 64

```

```

58 42 39 37 SMC_SENSOR_PWR_EN — SMC_SENSOR_PWR_EN 37 39 42 58
39 37 29 SMC_WIFI_PWR_EN — SMC_WIFI_PWR_EN 29 37 39
39 37 TP_SMC_5VSW_PWR_EN — TP_SMC_5VSW_PWR_EN 37 39

```

```

R5230
37 IN SMC_PCH_SUSWARN_L 1 5% 1/20W MF 0201
R5231
37 OUT SMC_PCH_SUSACK_L 1 5% 1/20W MF 0201

```

```


64 62 58 39 38 36 33 29 PP3V3_S4
43 IN SMC_HS_COMP_ALERT_L 1 5% 1/20W MF 201
43 IN PCH_SML1ALERT_L 1 5% 1/20W MF 201
43 IN SMC_BMON_COMP_ALERT_L 1 5% 1/20W MF 201
43 IN FINSTACKNSN_ALERT_L 1 5% 1/20W MF 201
44 IN CPUTHMSNS_ALERT_L 1 5% 1/20W MF 201
44 IN CPUBMONNSN_ALERT_L 1 5% 1/20W MF 201
44 IN TBTMLBSNS_ALERT_L 1 5% 1/20W MF 201
44 IN SMC_SENSOR_ALERT_L 1 5% 1/20W MF 201

```


SYNC MASTER=J41_MLB	SYNC DATE=02/06/2013
SMC Project Support	
DRAWING NUMBER <SCH_NUM>	SHEET D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 52 OF 121	
SHEET 39 OF 76	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


LYNX POINT LP S0 SMBus "0" Connections




SMC "0" SMBus S0 Connections




SMC "5" SMBus G3H Connections



LYNX POINT LP S0 "SMLink 0" Connections




SMC S0 "1" SMBus Connections




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013
PAGE TITLE		
SMBus Connections		
Apple Inc.		
DRAWING NUMBER	SHEET	<sch_num> D
REVISION		<E4LABEL>
BRANCH		<BRANCH>
PAGE		53 OF 121
SHEET		40 OF 76


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense




Replacing caps with 100K PD on ISENSE SMC inputs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5541		CPUVR_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5561		P1V05_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5595		P3V3S5_ISNS: NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5575		CPUDDR_ISNS: NO

SYNC MASTER=J41 MLB	SYNC DATE=03/28/2013
PAGE TITLE	SHEET NUMBER
Apple Inc.	<SCH_NUM> D
REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	<BRANCH>
THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	55 OF 121
II NOT TO REPRODUCE OR COPY IT	SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	42 OF 76
IV ALL RIGHTS RESERVED	


ICS3 : Adjustable Gain CPU VR Current



Sense Pins gain stage for U5800 (EMC1704)




ILDC : LCD Panel Current Sense / Filter




In battery discharge scenario negative voltage will be present on IN+/IN- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA

Discrete High side Current threshold




CPU Proximity, Inlet ,DDR and BMON THR Sensor




www.laptop-schematics.com

TBT,MLB Bottom Proximity Sensors




TBT, MLBBOT and TBD Temp Sensor



SYNC MASTER=J41 MLB	SYNC DATE=02/06/2013
Thermal Sensors	
Apple Inc.	D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUC OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	


FAN CONNECTOR

www.laptop-schematics.com



www.laptop-schematics.com

SYNC MASTER=J41_MLB	SYNC DATE=02/06/2013
PAGE TITLE	
Fan	
Drawing Number <SCH_NUM>	Size D
Revision <E4LABEL>	
Branch <BRANCH>	
Page 60 OF 121	
Sheet 45 OF 76	




SPEAKER AMPLIFIERS

APN: 353S2888

SPEAKER LOWPASS $80 \text{ Hz} < f_c < 132 \text{ Hz}$
 GAIN 6dB

Right Speaker Connector



SYNC MASTER=J41_MLB	SYNC DATE=02/06/2013
PAGE TITLE	
Apple Inc.	Apple Inc.
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	BRANCH <BRANCH>
PAGE 64 OF 121	SHEET 47 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

D

D

C

C

B


B

A

A



www.laptop-schematics.com

13" SPECIFIC
Battery Connector




www.laptop-schematics.com

SYNC MASTER=MASTER	SYNC DATE=MASTER
PAGE TITLE	
Battery Connector	
Apple Inc.	D
<E4LABEL>	SIZE
<BRANCH>	REVISION
<BRANCH>	BRANCH
69 OF 121	PAGE
48 OF 76	SHEET

MLB to LIO Power Cable Connector

3.425V "G3Hot" Supply


DC-In & G3H Supply	
DRAWING NUMBER	SIZE
REVISION	<SCH_NUM> D
BRANCH	<E4LABEL>
PAGE	<BRANCH>
SHEET	70 OF 121
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUC OR COPY IT	
IV ALL RIGHTS RESERVED	




* R7151 HAS 2.20HM TO COMPENSATE UNBALANCED VOLTAGE
DUE TO DIFFERENT CURRENT ON P AND N. (FROM INTERSIL)

SYNC MASTER=J41 MLB	SYNC DATE=02/09/2013
PAGE TITLE	PBus Supply & Battery Charger
 Apple Inc.	DRAWING NUMBER <SCH_NUM>
	SIZE ₁₂₅ D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 71 OF 121
	SHEET 50 OF 76

D

II




A

2

SYNC MASTER=J41 MLB	SYNC DATE=04/09/2013
PAGE TITLE	CPU VR12.6 VCC Regulator IC
 Apple Inc.	DRAWING NUMBER <SCH_NUM>
	SIZE D
	REVISION <E4LABEL>
	BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE 72 OF 121
	SHEET 51 OF 76

8 7 6 5 4 3 2 1



8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



D

D

C


C

B

B

A


A



SYNC MASTER=J41 MLB	SYNC DATE=09/17/2012
PAGE TITLE	
5V S4RS3 / 3.3V S5 Power Supply	SIZE
D	<SCH_NUM>
REVISION	<E4LABEL>
<BRANCH>	<BRANCH>
PAGE	75 OF 121
SHEET	54 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

1.05V S0 Regulator



www.laptop-schematics.com

SYNC MASTER=J41 MLB	SYNC_DATE=03/28/2013
PAGE TITLE	1.05V S0 Power Supply
 Apple Inc.	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 76 OF 121	
SHEET 55 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	

D

D

C




C

B

B

A

A




LCD/KBD Backlight Driver

SYNC MASTER=J41 MLB	SYNC DATE=02/06/2013
PAGE TITLE=LCD/KBD Backlight Driver	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	
BRANCH <BRANCH>	
PAGE 77 OF 121	
SHEET 56 OF 76	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


www.laptop-schematics.com

1.8V S3 REGULATOR




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.










1.5V S0 LDO








Sync Master=J41 MLB		Sync Date=02/06/2013
Page Title: Misc Power Supplies		
Drawing Number: <SCH_NUM>	Size: D	
Revision: <E4LABEL>		
Branch: <BRANCH>		
Page: 78 OF 121		
Sheet: 57 OF 76		



S5 Enables**S5 Power Good****SSD Enable****S0 Rail PGOOD (BJT Version)****S0 Rail PGOOD Circuitry (ISL version used for development)****Standby Enables****S3 Enables****Mobile System Power State Table**

State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESEN_EN	PM_SUD_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S1_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S1AC)	1	1	1	1	1	1	0
Sleep (S1)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (GMonAC)	0	0	0	0	0	0	0
Battery Off (GMon)	1	0	0	0	0	0	0

S0 Enables**1.5V Codec Enable****3.3V SUS Detect****CHGR VFRQ Generation****SUS Enables**

SYNCHRONIZATION	J41	MLB	SYNCHRONIZATION DATE	02/06/2013
PAGE TITLE				
DRAWING NUMBER	<SCH_NUM>			D
REVISION	<E4LABEL>			
BRANCH	<BRANCH>			
PAGE	81 OF 121			
SHEET	59 OF 76			

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

D

C

C

B

B

A


A

www.laptop-schematics.com


LCD Connector
Internal DP Connector: 518S0829

CRITICAL
J8300
20525-130E-01
P-P7-SM

LED Backlight I/F
↑
↓
DisplayPort I/F




SYNC MASTER=J41 MLB	SYNC DATE=02/06/2013
PAGE TITLE	
Internal DisplayPort Connector	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
IV ALL RIGHTS RESERVED	
BRANCH	<BRANCH>
PAGE	83 OF 121
SHEET	60 OF 76



TO-Part 2

SYNC MASTER=CLEAN J43	SYNC DATE=11/13/2012
PAGE TITLE	Left I/O (LIO) Connector
 Apple Inc.	DRAWING NUMBER <SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. AND THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 95 OF 121
	SHEET 61 OF 76



Memory Bit/Byte Swizzle

LPDDR3 Command/Address

	MAKE_BASE		
7	=MEM A A<5>	TRUE	MEM A CAA<0>
	=MEM A A<9>	TRUE	MEM A CAA<1>
	=MEM A A<6>	TRUE	MEM A CAA<2>
	=MEM A A<8>	TRUE	MEM A CAA<3>
	=MEM A A<7>	TRUE	MEM A CAA<4>
	=MEM A BA<2>	TRUE	MEM A CAA<5>
70 63 24 20	=MEM A CAA<6>	TRUE	MEM A CAA<6>
	=MEM A A<11>	TRUE	MEM A CAA<7>
	=MEM A A<15>	TRUE	MEM A CAA<8>
	=MEM A A<14>	TRUE	MEM A CAA<9>
	=MEM A A<13>	TRUE	MEM A CAB<0>
	=MEM A CAS_L	TRUE	MEM A CAB<1>
	=MEM A WE_L	TRUE	MEM A CAB<2>
	=MEM A RAS_L	TRUE	MEM A CAB<3>
	=MEM A BA<0>	TRUE	MEM A CAB<4>
	=MEM A A<2>	TRUE	MEM A CAB<5>
70 63 24 21	=MEM A CAB<6>	TRUE	MEM A CAB<6>
	=MEM A A<10>	TRUE	MEM A CAB<7>
	=MEM A A<1>	TRUE	MEM A CAB<8>
	=MEM A A<0>	TRUE	MEM A CAB<9>
70 63 24 21 20	=MEM A ODT<0>	TRUE	MEM A ODT<0>
63 7	TP_LPDDR3_RSV1	TRUE	TP_LPDDR3_RSV1
63 7	TP_LPDDR3_RSV2	TRUE	TP_LPDDR3_RSV2
	=MEM B A<5>	TRUE	MEM B CAA<0>
	=MEM B A<9>	TRUE	MEM B CAA<1>
	=MEM B A<6>	TRUE	MEM B CAA<2>
	=MEM B A<8>	TRUE	MEM B CAA<3>
	=MEM B A<7>	TRUE	MEM B CAA<4>
	=MEM B BA<2>	TRUE	MEM B CAA<5>
70 63 24 22	=MEM B CAA<6>	TRUE	MEM B CAA<6>
	=MEM B A<11>	TRUE	MEM B CAA<7>
	=MEM B A<15>	TRUE	MEM B CAA<8>
	=MEM B A<14>	TRUE	MEM B CAA<9>
	=MEM B A<13>	TRUE	MEM B CAB<0>
	=MEM B CAS_L	TRUE	MEM B CAB<1>
	=MEM B WE_L	TRUE	MEM B CAB<2>
	=MEM B RAS_L	TRUE	MEM B CAB<3>
	=MEM B BA<0>	TRUE	MEM B CAB<4>
	=MEM B A<2>	TRUE	MEM B CAB<5>
70 63 24 23	=MEM B CAB<6>	TRUE	MEM B CAB<6>
	=MEM B A<10>	TRUE	MEM B CAB<7>
	=MEM B A<1>	TRUE	MEM B CAB<8>
	=MEM B A<0>	TRUE	MEM B CAB<9>
70 63 24 23 22	=MEM B ODT<0>	TRUE	MEM B ODT<0>
63 7	TP_LPDDR3_RSV3	TRUE	TP_LPDDR3_RSV3
63 7	TP_LPDDR3_RSV4	TRUE	TP_LPDDR3_RSV4

	MAKE_BASE		MAKE_BASE
20	=MEM A DO<0>	TRUE	MEM A DO<9>
20	=MEM A DO<1>	TRUE	MEM A DO<12>
20	=MEM A DO<2>	TRUE	MEM A DO<10>
20	=MEM A DO<3>	TRUE	MEM A DO<11>
20	=MEM A DO<4>	TRUE	MEM A DO<8>
20	=MEM A DO<5>	TRUE	MEM A DO<13>
20	=MEM A DO<6>	TRUE	MEM A DO<14>
20	=MEM A DO<7>	TRUE	MEM A DO<15>
20	=MEM A DO<8>	TRUE	MEM A DO<0>
20	=MEM A DO<9>	TRUE	MEM A DO<1>
20	=MEM A DO<10>	TRUE	MEM A DO<2>
20	=MEM A DO<11>	TRUE	MEM A DO<7>
20	=MEM A DO<12>	TRUE	MEM A DO<4>
20	=MEM A DO<13>	TRUE	MEM A DO<5>
20	=MEM A DO<14>	TRUE	MEM A DO<6>
20	=MEM A DO<15>	TRUE	MEM A DO<3>
20	=MEM A DO<16>	TRUE	MEM A DO<28>
20	=MEM A DO<17>	TRUE	MEM A DO<28>
20	=MEM A DO<18>	TRUE	MEM A DO<27>
20	=MEM A DO<19>	TRUE	MEM A DO<31>
20	=MEM A DO<20>	TRUE	MEM A DO<24>
20	=MEM A DO<21>	TRUE	MEM A DO<25>
20	=MEM A DO<22>	TRUE	MEM A DO<26>
20	=MEM A DO<23>	TRUE	MEM A DO<30>
20	=MEM A DO<24>	TRUE	MEM A DO<18>
20	=MEM A DO<25>	TRUE	MEM A DO<21>
20	=MEM A DO<26>	TRUE	MEM A DO<16>
20	=MEM A DO<27>	TRUE	MEM A DO<23>
20	=MEM A DO<28>	TRUE	MEM A DO<20>
20	=MEM A DO<29>	TRUE	MEM A DO<19>
20	=MEM A DO<30>	TRUE	MEM A DO<22>
20	=MEM A DO<31>	TRUE	MEM A DO<17>
20	=MEM A DO<32>	TRUE	MEM A DO<18>
20	=MEM A DO<33>	TRUE	MEM A DO<19>
20	=MEM A DO<34>	TRUE	MEM A DO<33>
20	=MEM A DO<35>	TRUE	MEM A DO<41>
20	=MEM A DO<36>	TRUE	MEM A DO<42>
20	=MEM A DO<37>	TRUE	MEM A DO<35>
20	=MEM A DO<38>	TRUE	MEM A DO<45>
20	=MEM A DO<39>	TRUE	MEM A DO<36>
20	=MEM A DO<40>	TRUE	MEM A DO<37>
20	=MEM A DO<41>	TRUE	MEM A DO<38>
20	=MEM A DO<42>	TRUE	MEM A DO<39>
20	=MEM A DO<43>	TRUE	MEM A DO<39>
20	=MEM A DO<32>	TRUE	MEM A DO<44>
20	=MEM A DO<45>	TRUE	MEM A DO<33>
20	=MEM A DO<46>	TRUE	MEM A DO<45>
20	=MEM A DO<47>	TRUE	MEM A DO<47>
20	=MEM A DO<48>	TRUE	MEM A DO<48>
20	=MEM A DO<49>	TRUE	MEM A DO<51>
20	=MEM A DO<50>	TRUE	MEM A DO<48>
20	=MEM A DO<51>	TRUE	MEM A DO<49>
20	=MEM A DO<52>	TRUE	MEM A DO<53>
20	=MEM A DO<53>	TRUE	MEM A DO<50>
20	=MEM A DO<54>	TRUE	MEM A DO<54>
20	=MEM A DO<55>	TRUE	MEM A DO<55>
20	=MEM A DO<56>	TRUE	MEM A DO<58>
20	=MEM A DO<57>	TRUE	MEM A DO<62>
20	=MEM A DO<58>	TRUE	MEM A DO<60>
20	=MEM A DO<59>	TRUE	MEM A DO<61>
20	=MEM A DO<60>	TRUE	MEM A DO<60>
20	=MEM A DO<61>	TRUE	MEM A DO<63>
20	=MEM A DO<62>	TRUE	MEM A DO<57>
20	=MEM A DO<63>	TRUE	MEM A DO<56>
20	=MEM A DOS P<0>	TRUE	MEM B DOS P<1>
20	=MEM A DOS N<0>	TRUE	MEM B DOS N<1>
20	=MEM A DOS P<1>	TRUE	MEM B DOS P<0>
20	=MEM A DOS N<1>	TRUE	MEM B DOS N<0>
20	=MEM A DOS P<2>	TRUE	MEM B DOS P<3>
20	=MEM A DOS N<2>	TRUE	MEM B DOS N<3>
20	=MEM A DOS P<3>	TRUE	MEM B DOS P<2>
20	=MEM A DOS N<3>	TRUE	MEM B DOS N<2>
20	=MEM A DOS P<4>	TRUE	MEM B DOS P<5>
20	=MEM A DOS N<4>	TRUE	MEM B DOS N<5>
20	=MEM A DOS P<5>	TRUE	MEM B DOS P<4>
20	=MEM A DOS N<5>	TRUE	MEM B DOS N<4>
70 63 21	=MEM A DOS P<6>	TRUE	MEM A DOS P<6>
70 63 21	=MEM A DOS N<6>	TRUE	MEM A DOS N<6>
20	=MEM A DOS P<7>	TRUE	MEM A DOS P<7>
20	=MEM A DOS N<7>	TRUE	MEM A DOS N<7>
70 63 21	=MEM B DOS P<6>	TRUE	MEM B DOS P<7>
70 63 21	=MEM B DOS N<6>	TRUE	MEM B DOS N<7>
20	=MEM B DOS P<6>	TRUE	MEM B DOS P<6>
20	=MEM B DOS N<6>	TRUE	MEM B DOS N<6>

SYNC MASTER=J41 MLB SYNC DATE=08/30/2012
 PAGE TITLE Signal Aliases
 DRAWING NUMBER **<sch_num>** SIZE D
 REVISION **<E4label>**
 BRANCH **<branch>**
 PAGE 102 OF 121
 SHEET 63 OF 76

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Functional Test Points

J3501: AirPort / BT Connector

FUNC_TEST	
TRUE	PP3V3 WLAN (Need 6 TPs)
TRUE	WIFI EVENT L
TRUE	PCIE AP R2D N
TRUE	PCIE AP R2D P
TRUE	PCIE CLK100M AP N
TRUE	PCIE AP D2R P
TRUE	PCIE AP D2R N
TRUE	PCIE WAKE L
TRUE	AP RESET CONN L
TRUE	AP CLKREQ Q L
TRUE	USB BT CONN P
TRUE	USB BT CONN N
TRUE	PP3V3 S4

(Need to add 8 GND TPs)

J3700: SSD Connector

FUNC_TEST	
TRUE	PP3V3 SOSW SSD FILT (Need 5 TPs)
TRUE	PCIE SSD R2D N<3..0>
TRUE	PCIE SSD R2D P<3..0>
TRUE	PP3V3 S0
TRUE	SSD RESET CONN L
TRUE	SSD CLKREQ CONN L
TRUE	SMC OOB1 R2D CONN L
TRUE	SMC OOB1 D2R CONN L
TRUE	SSD PCIE SEL L
TRUE	SSD DEVSLP
TRUE	SSD PWRFAIL WARN L
TRUE	SSD PWR EN
TRUE	PCIE SSD D2R N<3..0>
TRUE	PCIE SSD D2R P<3..0>
TRUE	PCIE CLK100M SSD N
TRUE	PCIE CLK100M SSD P

(Need to add 6 GND TPs)

J4002: Camera Connector

FUNC_TEST	
TRUE	MIPI CLK CONN N
TRUE	MIPI CLK CONN P
TRUE	CAM SENSOR WAKE L CONN
TRUE	MIPI DATA CONN N
TRUE	MIPI DATA CONN P
TRUE	SMBUS SMC 1 S0 SDA
TRUE	SMBUS SMC 1 S0 SCL
TRUE	I2C CAM SCK
TRUE	I2C CAM SDA
TRUE	PP5V S3RS0 ALSCAM_E (Need TBD TPs)

(Need to add TBD GND TPs)

J6100: LPC+SPI Connector

FUNC_TEST	
TRUE	PP3V42_G3H
TRUE	PP5V_S0
TRUE	LPC CLK24M LPCPLUS
TRUE	LPC AD<3..0>
TRUE	SPI ALT MOSI
TRUE	XDP LPCPLUS GPIO
TRUE	LPCPLUS RESET L
TRUE	SMC TDO
TRUE	TP SMC TRST L
TRUE	TP SMC MD1
TRUE	SMC TX L
TRUE	SPI ALT MISO
TRUE	LPC FRAME L
TRUE	SPIROM USE MLB
TRUE	PM_CLKRUN_L
TRUE	SPI ALT CLK
TRUE	SPI ALT CS L
TRUE	LPC SERIRO
TRUE	LPC_PWRDWN_L
TRUE	SMC_TDI
TRUE	SMC_TCK
TRUE	SMC_RESET_L
TRUE	SMC_ROMBOOT
TRUE	SMC_RX_L
TRUE	SMC_TMS

(Need to add 6 GND TPs)

J6000: Fan Connector

FUNC_TEST	
TRUE	PP5V_S0
TRUE	FAN RT TACH
TRUE	FAN RT PWM
(Need to add 1 GND TP)	
J4800: IPD Flex Connector	
FUNC_TEST	
TRUE	SMC_LID
TRUE	TPAD_SPI_MISO_R
TRUE	USB_TPAD_P
TRUE	USB_TPAD_N
TRUE	TPAD_SPI_CLK_R
TRUE	TPAD_WAKE_L
TRUE	TPAD_SPI_MOSI_R
TRUE	PP3V3_S4_IPD
TRUE	TPAD_SPI_CS_R_L
TRUE	TPAD_SPI_IF_EN_CONN
TRUE	PP5V_S4_IPD
TRUE	TPAD_USB_IF_EN_CONN
TRUE	SMBUS_SMC_3_SDA
TRUE	SMBUS_SMC_3_SCL
TRUE	SMC_LSOC_RST_L
TRUE	PP3V42_G3H
TRUE	SMC_ONOFF_L

(Need to add 5 GND TPs)

Misc Voltages & Control Signals

FUNC_TEST	
TRUE	PPBUS_G3H
TRUE	PPVIN_S4SW_TBTBST_FET
TRUE	PPDCIN_G3H
TRUE	PP3V42_G3H
TRUE	PPVRTC_G3H
TRUE	PP3V3_S5
TRUE	PP3V3_SUS
TRUE	PP3V3_S3
TRUE	PP3V3_S0
TRUE	PP3V3_S0SW_SSD
TRUE	PP1V5_S0
TRUE	PP1V05_S0
TRUE	PP15V_TBT
TRUE	PP3V3_TBTL
TRUE	DP_INT_ML_C_P<3..1>
TRUE	DP_INT_ML_C_N<3..1>
TRUE	NC_HDA_SDIN1
TRUE	NC_PCI_PME_L
TRUE	NC_CLINK_CLK
TRUE	NC_CLINK_DATA
TRUE	NC_CLINK_RESET_L
TRUE	NC_SMC_SYS_LED
TRUE	NC_IR_RX_OUT_RC
TRUE	NC_USB_SMCP
TRUE	NC_USB_SMCN
TRUE	NC_SMC_GFX_OVERTEMP
TRUE	NC_SMC_GFX_THROTTLE_L
TRUE	NC_SMC_FAN_1_CTL
TRUE	NC_SMC_FAN_1_TACH
TRUE	NC_SMC_FAN_5_CTL
TRUE	NC_ENET_ASF_GPIO
TRUE	NC_SMC_MPMS_LED_PWR
TRUE	NC_SMC_MPMS_LED_CHG
TRUE	NC_SMC_T25_EN_L
TRUE	NC_SMC_DP_HPD_L
TRUE	NC_SMBUS_SMC_4ASF_SDA
TRUE	NC_BDV_BKL_PWM
TRUE	TBT_B_R2D_C_P<1..0>
TRUE	TBT_B_R2D_C_N<1..0>
TRUE	TBT_B_D2R_N<1..0>
TRUE	NC_TBT_B_LSTX
NC	NC_DP_TBTPB_ML_C_P<3..1:2>
NC	NC_DP_TBTPB_ML_CN<3..1:2>
NC	NC_DP_TBTPB_AUXCH_CPN
NC	NC_DP_TBTPB_AUXCH_CN
NC	NC_DP_TBTPSRC_ML_C_P<3>
NC	NC_DP_TBTPSRC_ML_CN<3>
NC	NC_DP_TBTPSRC_ML_C_P<2>
NC	NC_DP_TBTPSRC_ML_CN<2>
NC	NC_DP_TBTPSRC_ML_C_P<1>
NC	NC_DP_TBTPSRC_ML_CN<1>
NC	NC_DP_TBTPSRC_ML_C_P<0>
NC	NC_DP_TBTPSRC_ML_CN<0>
NC	NC_DP_TBTPSRC_AUXCH_CPN
NC	NC_DP_TBTPSRC_AUXCH_CN
TP	TP_DP_TBTPSRC_ML_C_P<3>
TP	TP_DP_TBTPSRC_ML_CN<3>
TP	TP_DP_TBTPSRC_ML_C_P<2>
TP	TP_DP_TBTPSRC_ML_CN<2>
TP	TP_DP_TBTPSRC_ML_C_P<1>
TP	TP_DP_TBTPSRC_ML_CN<1>
TP	TP_DP_TBTPSRC_ML_C_P<0>
TP	TP_DP_TBTPSRC_ML_CN<0>
NC	NC_DP_TBTPSRC_AUXCH_CPN
NC	NC_DP_TBTPSRC_AUXCH_CN
HDD	HDD_PWR_EN
WOL	WOL_EN
BT	BT_PWR_RST_L
HDMI	HDMITBTMUX_FLAG_L
FW	FW_PWR_EN
PM	PM_PME_L
ENET	ENET_MEDIA_SENSE
LCD	LCD_PSR_EN
LCD	LCD_IRO_L
ODD	ODD_PWR_EN_L
ENET	ENET_LOW_PWR
AUD	AUD_I2C_PERIPHERAL_DET
AUD	AUD_I2C_INT_L
AUD	AUD_IPHS_SWITCH_EN

NO_TEST Nets

NO_TEST	
TRUE	TRUE
TRUE	NC_PCIE_CLK100M_SDN
TRUE	NC_PCIE_CLK100M_FWP
TRUE	NC_PCIE_CLK100M_FWN
TRUE	NC_PCIE_FW_D2RP
TRUE	NC_PCIE_FW_D2RN
TRUE	NC_PCIE_FW_R2D_CPN
TRUE	NC_PCIE_FW_R2D_CN
TRUE	NC_USB_IRP
TRUE	NC_USB_IRN
TRUE	NC_USB_CAMERAP
TRUE	NC_USB_CAMERAN
TRUE	NC_USB_SDP
TRUE	NC_USB_SDN
TRUE	NC_INT_ML_C_P<3..1>
TRUE	NC_INT_ML_CN<3..1>
TRUE	NC_HDA_SDIN1
TRUE	NC_PCI_PME_L
TRUE	NC_CLINK_CLK
TRUE	NC_CLINK_DATA
TRUE	NC_CLINK_RESET_L
TRUE	NC_SMC_SYS_LED
TRUE	NC_IR_RX_OUT_RC
TRUE	NC_USB_SMCP
TRUE	NC_USB_SMCN
TRUE	NC_SMC_GFX_OVERTEMP
TRUE	NC_SMC_GFX_THROTTLE_L
TRUE	NC_SMC_FAN_1_CTL
TRUE	NC_SMC_FAN_1_TACH
TRUE	NC_SMC_FAN_5_CTL
TRUE	NC_ENET_ASF_GPIO
TRUE	NC_SMC_MPMS_LED_PWR
TRUE	NC_SMC_MPMS_LED_CHG
TRUE	NC_SMC_T25_EN_L
TRUE	NC_SMC_DP_HPD_L
TRUE	NC_SMBUS_SMC_4ASF_SDA
TRUE	NC_BDV_BKL_PWM
TBT	TBT_B_R2D_C_P<1..0>
TBT	TBT_B_R2D_C_N<1..0>
TBT	TBT_B_D2R_N<1..0>
TBT	NC_TBT_B_LSTX
NC	NC_DP_TBTPB_ML_C_P<3..1:2>
NC	NC_DP_TBTPB_ML_CN<3..1:2>
NC	NC_DP_TBTPB_AUXCH_CPN
NC	NC_DP_TBTPB_AUXCH_CN
NC	NC_DP_TBTPSRC_ML_C_P<3>
NC	NC_DP_TBTPSRC_ML_CN<3>
NC	NC_DP_TBTPSRC_ML_C_P<2>
NC	NC_DP_TBTPSRC_ML_CN<2>
NC	NC_DP_TBTPSRC_ML_C_P<1>
NC	NC_DP_TBTPSRC_ML_CN<1>
NC	NC_DP_TBTPSRC_ML_C_P<0>
NC	NC_DP_TBTPSRC_AUXCH_CPN
NC	NC_DP_TBTPSRC_AUXCH_CN
TP	TP_DP_TBTPSRC_ML_C_P<3>
TP	TP_DP_TBTPSRC_ML_CN<3>
TP	TP_DP_TBTPSRC_ML_C_P<2>
TP	TP_DP_TBTPSRC_ML_CN<2>

D

D

C

C

B

B

A

A

Functional Test Points

J9500: LIO Connector		SD Card Aliases	
FUNC_TEST	PP3V42_G3H	68 65 34 14	USB3_SD_D2R_P
TRUE	PP3V3_S0	68 65 34 14	USB3_SD_D2R_N
TRUE	PP1V5_S0SW_AUDIO	68 65 34 14	USB3_SD_R2D_C_P
TRUE	SYS_ONEWIRE	68 65 34 14	USB3_SD_R2D_C_N
TRUE	SMC_BC_ACOK	65 39 37 34 15	PP3V3_S0SW_SD
TRUE	USB_PWR_EN		(MAKE_BASE=TRUE on page 45)
TRUE	SMBUS_SMC_2_S3_SDA		
TRUE	SMBUS_SMC_2_S3_SCL		
TRUE	SPKRAMP_SHDN_L		
TRUE	FINSTACKSNS_ALERT_L	39 61	
TRUE	SPKRAMP_INR_N	47 61 74	
TRUE	SPKRAMP_INR_P	47 61 74	
TRUE	USB_EXTR_N	14 61 68	
TRUE	USB_EXTB_P	14 61 68	
TRUE	PP5V_S0_ALT_AUD_LDO_EN	61	
TRUE	SMC_LID	36 37 38 61 64	
TRUE	HDA_SDOUT	12 61 69	
TRUE	HDA_BIT_CLK	12 61 69	
TRUE	HDA_SDINO	12 61 69	
TRUE	XDP_USB_EXTB_OC_L	14 16 61	
TRUE	HDA_RST_L	12 61 69	
TRUE	HDA_SYNC	12 61 69	
TRUE	USB3_EXTB_D2R_RC_P	61 65 68	
TRUE	USB3_EXTB_D2R_RC_N	61 65 68	
TRUE	USB3_EXTB_R2D_P	61 65 68	
TRUE	USB3_EXTB_R2D_N	61 65 68	
TRUE	AUD_PWR_EN	13 59 61	

(Need to add 5 GND TPs)

Bead Probes

68 61 14	USB3_EXTB_D2R_N	1 _{CED}	BEAD-PROBE BPA511
68 61 14	USB3_EXTB_D2R_P	1 _{CED}	BEAD-PROBE BPA510
68 65 61	USB3_EXTB_D2R_RC_N	1 _{CED}	BEAD-PROBE BPA520
68 65 61	USB3_EXTB_D2R_RC_P	1 _{CED}	BEAD-PROBE BPA521
68 61 14	USB3_EXTB_R2D_C_N	1 _{CED}	BEAD-PROBE BPA513
68 61 14	USB3_EXTB_R2D_C_P	1 _{CED}	BEAD-PROBE BPA512
68 65 61	USB3_EXTB_R2D_N	1 _{CED}	BEAD-PROBE BPA523
68 65 61	USB3_EXTB_R2D_P	1 _{CED}	BEAD-PROBE BPA522

SYNC MASTER=J41_MLB	SYNC DATE=09/13/2012
PAGE TITLE	
Project FCT/NC/Aliases	
Apple Inc.	DRAWING NUMBER <SCH_NUM> D
<E4LABEL>	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
SHEET	105 OF 121
SHEET	65 OF 76

J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, MEM_TERM		MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP, BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2, ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3, ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4, ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3, ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP, BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3, ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3, ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT

<tbl_r cells

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_8MIL	*	*	CPU_8MIL_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2SELF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	CPU_COMP	*	CPU_COMP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SELF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIE Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SELF
CLK_PCIE	*	*	CLK_PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

CPU PCIE Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_CPU_TX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX20THERTX
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX20THERRX
PCIE_CPU_TX	*_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2RX
PCIE_CPU_TX	*_TX	*	PCIE_20THERHS
PCIE_CPU_RX	*_TX	*	PCIE_20THERHS
PCIE_CPU_TX	*_RX	*	PCIE_20THERHS
PCIE_CPU_RX	*_RX	*	PCIE_20THERHS
PCIE_CPU_TX	*	*	PCIE_20THERHS
PCIE_CPU_RX	*	*	PCIE_20THERHS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX20THERTX	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_RX20THERRX	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX20THERHS	TOP,BOTTOM	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_20THER	*	=3x_DIELECTRIC	?

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chill_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

NET_TYPE	NET	CONSTRAINT	PROPERTY

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

D

D

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_RX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_TX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2OTHERTX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2OTHERRX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS
USB3_PCH_RX	*_PCH_RX	*	USB3_2OTHER
USB3_PCH_RX	*_PCH_TX	*	USB3_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

NET_TYPE	ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING
PCH_SATA_TCOMP	SATA_TCOMP	SATA_TCOMP	PCH_SATAICOMP
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P
USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N
USB_BT	USB_80D	USB	USB_BT_P
USB_BT	USB_80D	USB	USB_BT_N
	USB_80D	USB	USB_BT_CONN_P
	USB_80D	USB	USB_BT_CONN_N
	USB_80D	USB	USB_BT_WAKE_P
	USB_80D	USB	USB_BT_WAKE_N
USB_TPAD	USB_80D	USB	USB_TPAD_P
USB_TPAD	USB_80D	USB	USB_TPAD_N
	USB_80D	USB	USB_TPAD_CONN_P
	USB_80D	USB	USB_TPAD_CONN_N
	USB_80D	USB	TPAD_SPI_MOSI_USB_P
	USB_80D	USB	TPAD_SPI_MISO_USB_N
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_P
USB_TPAD_M	USB_80D	USB	USB_TPAD_M_N
USB_SD CARD	USB_80D	USB	USB_SD CARD_P
USB_SD CARD	USB_80D	USB	USB_SD CARD_N
SPI_45S	SPI	SPI	TPAD_SPI_MOSI
SPI_45S	SPI	SPI	TPAD_SPI_MISO
SPI_45S	SPI	SPI	TPAD_SPI_CLK
USB_EXTA	USB_80D	USB	USB_EXTA_P
USB_EXTA	USB_80D	USB	USB_EXTA_N
JUART_45S	JUART	JUART	SMC_DEBUGPRT_RX_L
JUART_45S	JUART	JUART	SMC_DEBUGPRT_RX_R
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_P
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_N
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_F_P
USB2_EXTA	USB_80D	USB	USB2_EXTA_MUXED_F_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_R2D_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_R2D_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_F_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_D2R_F_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_R2D_F_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_R2D_C_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTA_R2D_C_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_R2D_C_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_R2D_C_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_R2D_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_R2D_N
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_R2D_C_P
USB3_PCH_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_R2D_C_N
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_P
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_N
USB3_SD_TX	USB_80D	USB3_PCH_RX	USB3_SD_R2D_C_P
USB3_SD_TX	USB_80D	USB3_PCH_RX	USB3_SD_R2D_C_N
USB3_SD_TX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_P
USB3_SD_TX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_N
PCH_USB_RBIAS	PCH_USB_RBIAS	PCH_USB_RBIAS	14
PCH_DIFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_P
PCH_DIFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_PCH_N
PCH_DIFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK96M_DOT_P
PCH_DIFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK96M_DOT_N
PCH_DIFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SATA_P
PCH_DIFCLK_UNUSED	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SATA_N
CPU_45S	CLK_PCIE	CLK_PCIE	PCIE_CLK14P3M_REFCLK

SYNC MASTER=CLEAN J43
PAGE TITLE
PCH Constraints 1
DRAWING NUMBER <SCH_NUM> D
SIZE
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 112 OF 121
SHEET 68 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2OTHERHS	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2OTHER	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
LPC_AD	LPC AD<3..0>	LPC	14 37 46 64
LPC_FRAME_L	LPC FRAME L	LPC	14 37 46 64
LPC_45S	LPC 45S	LPC	14 37 46 64
LPCPLUS_RESET_L	LPCPLUS RESET L	LPC	14 46 64
LPC_CLK24M_SMC	LPC CLK24M_SMC	LPC	17 37
CLK_LPC_45S	CLK LPC 45S	CLK LPC	12 17
LPC_CLK24M_SMC_R	LPC CLK24M_SMC R	LPC	14 46 64
LPC_CLK24M_LPCPLUS	LPC CLK24M LPCPLUS	LPC	12 17
LPC_CLK24M_LPCPLUS_R	LPC CLK24M LPCPLUS R	LPC	12 17
SMBIUS_PCH_CLK	SMBIUS PCH CLK	SMB	14 16 19 25 40 56
SMBIUS_PCH_DATA	SMBIUS PCH DATA	SMB	14 16 19 25 40 56
SMBIUS_PCH_0_CLK	SMBIUS PCH 0 CLK	SMB	14 40
SMBIUS_PCH_0_DATA	SMBIUS PCH 0 DATA	SMB	14 40
SMBIUS_SMC_1_SO_SCL	SMBIUS SMC 1 SO_SCL	SMB	14 32 37 40 43 44 64
SMBIUS_SMC_1_SO_SDA	SMBIUS SMC 1 SO_SDA	SMB	14 32 37 40 43 44 64
HDA_BT_BCLK	HDA		

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA20THERMEM	*	=8x_DIELECTRIC	?
MEM_DQS20WNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_20THERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_20THER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS20WNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS20WNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS20WNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS20WNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS20WNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS20WNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS20WNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS20WNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS20WNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS20WNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS20WNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS20WNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS20WNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS20WNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS20WNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS20WNDATA
MEM_A_DATA_0	*	*	MEM_DATA2SELF
MEM_A_DATA_1	*	*	MEM_DATA2SELF
MEM_A_DATA_2	*	*	MEM_DATA2SELF
MEM_A_DATA_3	*	*	MEM_20THERMEM
MEM_A_DATA_4	*	*	MEM_20THERMEM
MEM_A_DATA_5	*	*	MEM_20THERMEM
MEM_A_DATA_6	*	*	MEM_20THERMEM
MEM_A_DATA_7	*	*	MEM_20THERMEM
MEM_B_DATA_0	*	*	MEM_20THERMEM
MEM_B_DATA_1	*	*	MEM_20THERMEM
MEM_B_DATA_2	*	*	MEM_20THERMEM
MEM_B_DATA_3	*	*	MEM_20THERMEM
MEM_B_DATA_4	*	*	MEM_20THERMEM
MEM_B_DATA_5	*	*	MEM_20THERMEM
MEM_B_DATA_6	*	*	MEM_20THERMEM
MEM_B_DATA_7	*	*	MEM_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_20THERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_P<0>
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_N<0>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_P<1>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_N<1>
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM_A_CTRL_P<1..0>
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM_A_CTRL_N<1..0>
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM_A_CKE<1..0>
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM_A_CKE<3..2>
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM_A_CAA<9..0>
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM_A CAB<9..0>
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM_A DO<7..0>
MEM_A_DQ_BYT0	MEM_40S	MEM_DATA_0	MEM_A DO<15..8>
MEM_A_DQ_BYT1	MEM_40S	MEM_DATA_1	MEM_A DO<23..16>
MEM_A_DQ_BYT2	MEM_40S	MEM_DATA_2	MEM_A DO<31..24>
MEM_A_DQ_BYT3	MEM_40S	MEM_DATA_3	MEM_A DO<39..32>
MEM_A_DQ_BYT4	MEM_40S	MEM_DATA_4	MEM_A DO<47..40>
MEM_A_DQ_BYT5	MEM_40S	MEM_DATA_5	MEM_A DO<55..48>
MEM_A_DQ_BYT6	MEM_40S	MEM_DATA_6	MEM_A DO<63..56>
MEM_A_DQ_BYT7	MEM_40S	MEM_DATA_7	MEM_A DATA_7
MEM_A_DQS0	MEM_70D	MEM_DQS_0	MEM_A DQS_P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS_0	MEM_A DOS_N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS_1	MEM_A DOS_P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS_1	MEM_A DOS_N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS_2	MEM_A DOS_P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS_2	MEM_A DOS_N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS_3	MEM_A DOS_P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS_3	MEM_A DOS_N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS_4	MEM_A DOS_P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS_4	MEM_A DOS_N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS_5	MEM_A DOS_P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS_5	MEM_A DOS_N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS_6	MEM_A DOS_P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS_6	MEM_A DOS_N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS_7	MEM_A DOS_P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS_7	MEM_A DOS_N<7>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B CLK_P<0>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B CLK_N<0>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B CLK_P<1>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B CLK_N<1>
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM_B CS_L<1..0>
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM_B ODT<0>
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM_B CKE<1..0>
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM_B CAA<9..0>
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM_B CAB<9..0>
MEM_B_DQ_BYT0	MEM_40S	MEM_B DATA_0	MEM_B DO<7..0>
MEM_B_DQ_BYT1	MEM_40S	MEM_B DATA_1	MEM_B DO<15..8>
MEM_B_DQ_BYT2	MEM_40S	MEM_B DATA_2	MEM_B DO<23..16>
MEM_B_DQ_BYT3	MEM_40S	MEM_B DATA_3	MEM_B DO<31..24>
MEM_B_DQ_BYT4	MEM_40S	MEM_B DATA_4	MEM_B DO<39..32>
MEM_B_DQ_BYT5	MEM_40S	MEM_B DATA_5	MEM_B DO<47..40>
MEM_B_DQ_BYT6	MEM_40S		

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2TX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_RX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_2OTHERHS	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TBTDP_RX2TX	=4x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TBTDP_RX2RX	=4x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TBTDP_20THERHS	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_20THERHS	TBTDP_20THER	TBTDP_20THER	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PARTICLE	SPACING
TRT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_C_P<1..0>
TRT_A_R2D	TBTDP_80D	TBTDP_RX	TBT_A_R2D_C_N<1..0>
TRT_A_R2D	TBTDP_80D	TBTDP_TX	TBT_A_R2D_P<1..0>
TRT_A_R2D	TBTDP_80D	TBTDP_RX	TBT_A_R2D_N<1..0>
DP_TBTPA_ML1	DP_80D	DP_TX	DP_TBTPA_ML_C_P<1>
DP_TBTPA_ML1	DP_80D	DP_RX	DP_TBTPA_ML_C_N<1>
DP_TBTPA_ML3	DP_80D	DP_TX	DP_TBTPA_ML_C_P<3>
DP_TBTPA_ML3	DP_80D	DP_RX	DP_TBTPA_ML_C_N<3>
DP_80D	DP_80D	DP_TX	DP_TBTPA_ML_P<3..1:2>
DP_80D	DP_80D	DP_RX	DP_TBTPA_ML_N<3..1:2>
DP_80D	DP_80D	DP_TX	DP_A_LSX_ML_P<1>
DP_80D	DP_80D	DP_RX	DP_A_LSX_ML_N<1>
TBTDP_80D	TBTDP_RX	TBTDP_RX	TBT_A_D2R_C_P<1..0>
TBTDP_80D	TBTDP_RX	TBTDP_RX	TBT_A_D2R_C_N<1..0>
TRT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<1>
TRT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<1>
TRT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_P<0>
TRT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT_A_D2R_N<0>
TRT_A_AUXCH	DP_80D	DP_AUX	DP_TBTPA_AUXCH_C_P
TRT_A_AUXCH	DP_80D	DP_AUX	DP_TBTPA_AUXCH_C_N
DP_80D	DP_80D	DP_AUX	DP_TBTPA_AUXCH_P
DP_80D	DP_80D	DP_AUX	DP_TBTPA_AUXCH_N
DP_80D	DP_80D	DP_AUX	DP_A_AUXCH_DDC_P
DP_80D	DP_80D	DP_AUX	DP_A_AUXCH_DDC_N
TBTDP_80D	TBTDP_RX	TBTDP_RX	TBT_A_D2R1_AUXDDC_P
TBTDP_80D	TBTDP_RX	TBTDP_RX	TBT_A_D2R1_AUXDDC_N
TRT_B_R2D	TBTDP_80D	TBTDP_RX	TBT_B_R2D_C_P<1..0>
TRT_B_R2D	TBTDP_80D	TBTDP_RX	TBT_B_R2D_C_N<1..0>
TRT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_P<1..0>
TRT_B_D2R	TBTDP_80D	TBTDP_RX	TBT_B_D2R_N<1..0>
TRT_B_AUXCH	DP_80D	DP_AUX	NC_DP_TBTPB_AUXCH_C_P
TRT_B_AUXCH	DP_80D	DP_AUX	NC_DP_TBTPB_AUXCH_C_N
DP_80D	DP_80D	DP_AUX	DP_TBTPB_AUXCH_P
DP_80D	DP_80D	DP_AUX	DP_TBTPB_AUXCH_N
DP_80D	DP_80D	DP_AUX	DP_B_AUXCH_DDC_P
DP_80D	DP_80D	DP_AUX	DP_B_AUXCH_DDC_N
TBTDP_80D	TBTDP_RX	TBTDP_RX	TBT_B_D2R1_AUXDDC_P
TBTDP_80D	TBTDP_RX	TBTDP_RX	TBT_B_D2R1_AUXDDC_N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PARTICLE	SPACING
DP_80D	DP_TX	DP_TBTSRC_ML_C_P<3..0>	
DP_80D	DP_RX	DP_TBTSRC_ML_C_N<3..0>	
DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C_P	
DP_80D	DP_AUX	DP_TBTSRC_AUXCH_C_N	
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT_SPI_CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT_SPI_MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT_SPI_MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT_SPI_CS_L

Only used on hosts supporting Thunderbolt video-in

SYNC_MASTER=CONSTRAINTS	SYNC_DATE=09/25/2012
PAGE_TITLE	Thunderbolt Constraints
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	<BRANCH>
PAGE	115 OF 121
SHEET	71 OF 76

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
MIPI_2OTHER	*	=4X_DIELECTRIC	?				
MIPI_2CLK	*	=6X_DIELECTRIC	?				
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?				
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET				
MIPI_DATA	*	*	MIPI_2OTHER				
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK				
CLK_MIPI	*	*	MIPICLK_2OTHER				

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS20WNDA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK_P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK_N
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CNTL	MEM CAM CKE
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CNTL	MEM CAM CS_L
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CNTL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM CAS_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE_L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQSO	S2_MEM_85D	S2_MEM_DQSO	MEM CAM DOS_P<0>
S2_MEM_DQSO	S2_MEM_85D	S2_MEM_DQSO	MEM CAM DOS_N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DOS_P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DOS_N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA_P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA_N
MIPI_85D	MIPI_85D	MIPI_DATA	MIPI DATA_CONN_P
MIPI_85D	MIPI_85D	MIPI_DATA	MIPI DATA_CONN_N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK_P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK_N
MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	MIPI CLK_CONN_P
MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	MIPI CLK_CONN_N
S2_MEM_PWR	S2_MEM_PWR	PP1V35_CAM	PP1V35_CAM
S2_MEM_PWR	S2_MEM_PWR	PPOV675_CAM_VREF	PPOV675_CAM_VREF
S2_MEM_PWR	S2_MEM_PWR	PPOV675_MEM_CAM_VREFCA	PPOV675_MEM_CAM_VREFCA
S2_MEM_PWR	S2_MEM_PWR	PPOV675_MEM_CAM_VREFDQ	PPOV675_MEM_CAM_VREFDQ

SYNC MASTER=J41 MLB SYNC DATE=01/30/2013
 PAGE TITLE Camera Constraints
 DRAWING NUMBER <SCH_NUM> D
 REVISION <E4LABEL>
 BRANCH <BRANCH>
 PAGE 116 OF 121
 SHEET 72 OF 76

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE
 PROPRIETARY PROPERTY OF APPLE INC.
 THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 III NOT TO REPRODUCE OR COPY IT
 IV ALL RIGHTS RESERVED

D

D

C

C

B

B

A

A

www.laptop-schematics.com

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2T01_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
SMBUS_SMC_0_S0_SCL	SMBUS_SMC_0_S0_SCL	SMB	37 40 60
SMBUS_SMC_0_S0_SDA	SMBUS_SMC_0_S0_SDA	SMB	37 40 60
SMBUS_SMC_1_S0_SCL	SMBUS_SMC_1_S0_SCL	SMB	14 32 37 40 43 44 64 69
SMBUS_SMC_1_S0_SDA	SMBUS_SMC_1_S0_SDA	SMB	14 32 37 40 43 44 64 69
SMBUS_SMC_2_S3_SCL	SMBUS_SMC_2_S3_SCL	SMB	37 40 61 65
SMBUS_SMC_2_S3_SDA	SMBUS_SMC_2_S3_SDA	SMB	37 40 61 65
SMBUS_SMC_3_SCL	SMBUS_SMC_3_SCL	SMB	36 37 40 44 64
SMBUS_SMC_3_SDA	SMBUS_SMC_3_SDA	SMB	36 37 40 44 64
SMBUS_SMC_5_G3_SCL	SMBUS_SMC_5_G3_SCL	SMB	37 40 48 50 64
SMBUS_SMC_5_G3_SDA	SMBUS_SMC_5_G3_SDA	SMB	37 40 48 50 64

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	PHYSICAL	SPACING
SENSE_DIFFPAIR	CHGR_CSI_P		50
SENSE_DIFFPAIR	CHGR_CSI_N		50
SENSE_DIFFPAIR	CHGR_CSI_R_P		50
SENSE_DIFFPAIR	CHGR_CSI_R_N		50
SENSE_DIFFPAIR	CHGR_CS0_P		50
SENSE_DIFFPAIR	CHGR_CS0_N		50
SENSE_DIFFPAIR	CHGR_CS0_R_P		43 50
SENSE_DIFFPAIR	CHGR_CS0_R_N		43 50

SYNC MASTER=CONSTRAINTS	SYNC DATE=09/25/2012
PAGE TITLE	
SMC Constraints	
DRAWING NUMBER <SCH_NUM>	SIZE D
REVISION <E4LABEL>	BRANCH <BRANCH>
PAGE 117 OF 121	SHEET 73 OF 76

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SENSE_1TO1_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR
SENSE_1TO1_P2MM	*	=1TO1_DIFFPAIR	0.200 MM	0.100 MM	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR
THERM_1TO1_45S	*	=1TO1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR
SPKR_DIFFPAIR	*	=1TO1_DIFFPAIR	0.300 MM	0.100 MM	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR	=1TO1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

J11/J13 Specific Net Properties

SYNC MASTER=J41 MLB	SYNC DATE=12/07/2012
PAGE TITLE:	
Project Specific Constraints	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> D SIZE REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE PESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
BRANCH <BRANCH>	
PAGE 118 OF 121	
SHEET 74 OF 76	

D

D

C

C

B


B

A

A

www.laptop-schematics.com

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		



www.laptop-schematics.com

SYNC_MASTER=CONSTRAINTS	SYNC_DATE=09/25/2012
PAGE TITLE	
Project Specific Constraints	
DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
SHEET	
75 OF 76	
PAGE	
119 OF 121	

D

D

C

C

B

B

A

A

EMPTY

SYNC MASTER=J41 MLB	SYNC DATE=07/03/2012
PAGE TITLE	
Reference	
 Apple Inc.	DRAWING NUMBER <SCH_NUM> D
<E4LABEL>	REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:	BRANCH <BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	PAGE 121 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	SHEET 76 OF 76
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	