






	8	7	6	5	4	3	2	1
D	Revision History							D
С								C
В								В
А							a for	ion History
	NOTE: All page number 8	s are .csa, not PDF. See	e page 1 for .csa -> PDF π	apping.	4	3	NOTICE OF PROPRIETA	C.0.0







































































































































































































_	8 7			5	T 4			າ		<u> </u>	1	\neg
	8 7		6		4			3		2	Т	¬
г	FSB (Front-Side Bus) Constraints				CPU / FSB Net Properties							
F	ON INTIA.	UM NECK WIDTH MAXIMUM NECK I 50_OHM_SE =50_OHM_SE		2	ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING					
		50_OHM_SE =50_OHM_SE	No. and an analysis of the second	=	FSR_DATA_GROUPO ESR_DATA_GROUPO	FSR_50S FSB_50S		FSB_DINV_L<0>	9C4 13D3 9C4 13D6			1 1
ŗ	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT SPACING	CING_RULE_SET LAYER	LINE-TO-LINE SPACING WEIGHT		FSB_DSTR0	FSB_DSTB_50S		FSB_DSTB_L_N<0>	9C4 13D6			11
1	The Contract of the Contract o	CING_RULE_SET LAYER FSB_DATA TOP,BOTTOM		s dno	FSB_DATA_GROUP1	FSB_50S	FSB_DATA		984 9C4 13C3 13D3			11
		FSB_DSTB TOP,BOTTOM	Mary (1997) (1997)	1 Gr		FSB_DSTB_50S	FSB_DSTB	FSB_DSTB_L_P<1>	984 13D6 984 13D6			 _
	FSB_ADDR * =STANDARD ? FSI	FSB_ADDR TOP,BOTTOM	M =3x_DIELECTRIC ?	igna	FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB_DSTB_L_N<1> FSB_D L<4732>	_ 9B4 13D6			[D]
	THE ADMINISTRATION OF	FSB_ADSTB TOP,BOTTOM			ESR_DATA_GROUP2 FSR_DATA_GROUP2	FSB_50S		FSB_DINV_L<2>	_ 9C2 13B3 13C3 _ 9C2 13D6			
L	FSB_IX * =STANDARD ? F: All 4x/2x/1x FSB signals with impedance requirements are 50-ohm sing	FSB_1X TOP,BOTTOM	M =3x_DIELECTRIC ?	, HSP	FSB_DSTB2 FSB_DSTB2	FSB_DSTB_50S FSB_DSTB_50S		FSB DSTB L N<2>	9C2 13D6 9C2 13D6			
	FSB 4X signals / groups shown in signal table on right.	igic ciaca.		ш	ESR_DATA_GROUP3	FSB_50S	FSB_DATA		_ 9B2 9C2 13B3			11
s	Signals within each 4x group should be matched within 5 ps of strobe DSTB# complementary pairs should be matched within 1 ps of each othe		d to +/- 300 ps.	J	ESR_DATA_GROUP3 FSR_DSTR3	FSB_DSTB_50S	FSR_DSTR		982 13D6 982 13D6			
S	Spacing is 2x dielectric between DATA#, DINV# signals, with 3x diele DSTB# complementary pairs are spaced normally and are NOT routed as	electric spacing to the D		I		FSB_DSTB_50S	FSB_DSTB FSB_ADDR	FSB_DSTB_L_N<3> FSB_A_L<163>	_ 9B2 13D6 _ 9D8 13C6 13D6			11
	FSB 2X signals / groups shown in signal table on right.	3 differencial parts.		2x als	FSB_ADDR_GROUPO FSB_ADDR_GROUPO	FSB_50S FSB_50S		FSB_REQ_L<40>	9D8 13B6			
S	Signals within each 2x group should be matched within 20 ps. ADTSB# Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielec			FSB	FSB_ADDR_GROUP1	FSB_50S FSB_50S	FSB_ADSTB FSB_ADDR		_ 9D8 13B6 _ 9C8 9D8 13C6			\sqcup
	FSB 1X signals shown in signal table on right.	Stille apacing co	<i>n</i> -	-1	FSR_ADSTB1	FSB_50S		FSB_ADSTB_L<1>	9C8 13B6			
	Signals within each 1x group should be matched to CPU clock, +0/-100			Γ	ESR_1x ESR_RECOL_L	FSR_50S FSR_50S	FSR_1x	FSB ADS L FSB BREQ0 L	9D6 13B6			11
	Design Guide recommends each strobe/signal group is routed on the sa Intel Design Guide recommends FSB signals be routed only on internal			, μ _α , μ	FSB_BREQ1_L	FSB_50S	FSB_1x	FSB BREQ1 L FSB BNR L	_ 1386			11
ľ	NOTE: Intel Design Guide allows closer spacing if signal lengths can	an be shortened.		gna]		FSB_50S FSB_50S	FSB_1X	FSB BPRI L	_ 9D6 13B6 _ 9D6 13B3			
	SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2 SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3	A 2		x x i	FSR_1X FSR_1X	FSB_50S FSB_50S	FSR_1x	FSB_DBSY_L FSB_DEFER_L	9D6 13B6 9D6 13B3			
		.3		1 SB 1	FSR 1X	FSB_50S FSB_50S		FSB_DRDY_L FSB_HIT_L	_ 9D6 13B6 _ 9D6 13B6			11
	CPU Signal Constraints FHYSICAL_RULE_SET	MAXIMIM NECK	K LENGTH DIFFPAIR PRIMARY GAP DIFFFAIR NECK GA	Ĕ	FSB 1X	FSB 50S	FSB_1X	FSB HITM L FSB LOCK L	_ 9D6 13B6			
1		JM NECK WIDTH MAXIMUM NECK I 50_OHM_SE =50_OHM_SE	No. and an analysis of the second sec	<u>-</u>	FSR_CPHRST_I.	FSR_50S	FSB_1x	FSB CPURST L	_ 9D6 13B6 _ 9D6 12C2 13A3			
		7P4_OHM_SE =27P4_OHM_S			FSR_1X FSR_1X	FSB_50S		FSB_RS_L<20> FSB_TRDY_L	9D6 13A6 9D6 13B6			11
r	NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with	th 7 mil spacing without	ut specifying a target impedance.	_	CPU ASYNC	CPU 50s	CPU AGTL	CPU A20M L	_ 9C8 13A3			
	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT SPACING	CING_RULE_SET LAYER	LINE-TO-LINE SPACING WEIGHT		CPIL_BGEL.	CPU_508	CPIL_SMII.	CPU BSEL<20> CPU FERR L	_ 8B2 9B4 _ 9C8 13B7			11
		CPU_AGTL TOP,BOTTOM	944,000,000,000		CPU_ASYNC CPU_INIT_L	CPU_50S		CPU_IGNNE_L CPU_INIT_L	9C8 13A3 9D6 13A3			11
	CPU_8MIL				CPII_ASYNC_R	CPU_50s	CPIL_AGTI.		908 1383			
	CPU_COMP				CPU_PROCHOT_L	CPU_50S	CPU_AGTL CPII_AGTI.	CPU PROCHOT L	_ 9B8 13A3 _ 9C5 13B6 41D4 62C8			11
1	THE ADMINISTRATION OF THE PROPERTY OF THE PROP	recommends at least 25 m	s mils, >50 mils preferred		CPU_PWRGD CPU_ASYNC	CPU_508	CPU_AGTL	CPU SMI L	_ 9B2 12C7 13A3 _ 9B8 13A3			\sqcup
	CPU_ITP				CPU ASYNC PM THRMTRIP L	CPU_50s CPU_50s			908 13A3 906 13B7 4104			
,	Most CPU signals with impedance requirements are 55-ohm single-ended	ded.			FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	982 13A3			11
S	Some signals require 27.4-ohm single-ended impedance.				CPU DPRSTP L	CPU_508	CPU_AGTL		_ 9B2 13A3 _ 9B2 13A3 62C7			
	SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2 SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8	ó.8.2.4				CPU_50S MCP_50S	MCP_ESB_COMP	FSB_DPWR_L MCP BCLK VML COMP VDD	_ 9B2 13A3 _ 13A6			11
	MCP FSB COMP Signal Constraints				MCP_CPII_COMP	MCP_50S MCP_50S		MCP BCLK VML COMP GND MCP CPU COMP VCC	_ 13A6 13A6			
Γ		M NECK WIDTH MAXIMUM NECK	K LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GA	AP	MCP_CPII_COMP	MCP_50S	MCP_FSB_COMP	MCP_CPU_COMP_GND	_ 13A6			11
		50_OHM_SE =50_OHM_SE			FSB_CLK_CPU FSB_CLK_CPU	CLK FSB 100D	CLK FSB	FSB_CLK_CPU_P FSB_CLK_CPU_N	9B6 13B3			1_1
ſ	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT		•	_	FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P FSB CLK ITP N	_ 12C3 13B3			 B
F	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT MCP_FSB_COMP * 8 MIL ?				FSB CLK MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	_ 12C3 13B3 _ 13A4			11
L	SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4					CLK FSB 100D	CLK_FSB	FSB_CLK_MCP_N CPU_IERR_L	_ 13A4			
,	FSB Clock Constraints				PM_DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	_ 9D6 _ 20C7 62D8			11
Γ	PHYSICAL_RULE_SET LAYER ALLOW ROUTE MINIMUM LINE WIDTH MINIMUM N	M NECK WIDTH MAXIMUM NECK	K LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GA	AP	(See above)	CPU_50s	CPU_AGTL	IMVP_DPRSLPVR	_ 6207			
	CLK_FSB_100D	O_OHM_DIFF =100_OHM_DI	DIFF =100_OHM_DIFF =100_OHM_DIFF		CPU_GTLREF CPU_COMP	CPU_508	CPU_GTLREF	CPU GTLREF CPU COMP<3>	_ 984 2581 _ 983			11
r	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT SPACING	CING_RULE_SET LAYER	LINE-TO-LINE SPACING WEIGHT		CPU_COMP	CPU_27P4S CPU_50S		CPU_COMP<2> CPU_COMP<1>	983			11
ŀ	WH, \$600,000,000	CLK_FSB TOP,BOTTOM				CPU_27P4S		CPU COMP<0>	9B3			H
7	SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5				NDP_TDT	CPU_508	CPIL_ITP	XDP TDI	986 9C6 12B3 986 9C6 12B3			11
	4				XDP_TDO XDP_TMS	CPU_50S	CPU_ITP	XDP_TMS	9B6 9C6 12B3			11
	4				XDP_TCK XDP_TRST_L	CPU_50S	CPU_ITP	XDP_TRST_L	_ 9A6 9C6 12B6 _ 9A6 9C6 12B3			11
	4				XDP_RPM_T.	CPII_50S		XDP BPM L<40> XDP BPM L<5>	906 1206 905 1206			11
	4				(FSR_CPURST_L)	CPU_50S		XDP_CPURST_L	1204			11
						CPU_50s	CPU SMIL	CPU_VID<60> IMVP6_VID<60>	_ 10B6 62C7			11
					CHI_VCCSENSE	CPII_27P4S	CPIL_VCCSENSE	CPU_VCCSENSE_P	_ 10B5 62A5			1,1
						CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	_ 10A5 62A5 _	SYNC_MASTER=T18_MLB		<u>8</u> A
					(CDU_VCCSENSE)	CPU_27p4S	CPU_VCCSENSE	IMVP6 VSEN N	-	NOTICE OF PROPRIETAR THE INFORMATION CONTAINED HEE PROPRIETARY PROPERTY OF APPLE THE POSSESOR AGRESS TO THE FO	REIN IS THE E COMPUTER, INC. DLLOWING: PAGE	D -
	8 7		6	5	T 4		<u> </u>	3		I TO MAINTAIN THIS DOCUMENT II NOT TO REPRODUCE OR COPY I III NOT TO REVEAL OR PUBLISH I IV ALL RIGHTS #\$EFFREN	IT	OTAL_DESIGN_S





	8 7 6	5	4			3	2		1	
Γ	PCI Bus Constraints		•				•	-		\neg \vdash
	PHYSICAL_RULE_SET LAYER ALLOW ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFFAIR PRIMARY GAP DIFFFAIR NECK GAP		ELECTRICAL_CONSTRAINT_SET	NET_TY	PE SPACING]				
	PCI_55S * =55_OHM_SE =55_OHM_SE =55_OHM_SE =55_OHM_SE =STANDARD =STANDARD =		MCP_DERUG	PCI_558	PCI	MCP_DEBUG<70> 1203 18	27			
- [CLK_PCI_55S * =55_OHM_SE =55_OHM_SE =55_OHM_SE =55_OHM_SE =55_OHM_SE =STANDARD =STANDARD		PCI_AD PCI_AD24	PCI_558 PCI_558	PCI	PCI AD<24>				
	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT		PCI_AD PCI_AD	PCI_558	PCI	PCI_AD<3125> PCI_PAR				
- [PCI		PCI_C_BE_L PCI_CNTL	PCI_558	PCI	PCI C BE L<30> PCI IRDY L				
D	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.		PCI_CNTL	PCI_55S PCI_55S	PCI	PCI DEVSEL L PCI_PERR_L				D
	LPC Bus Constraints		PCI_CNTL	PCI_55S	PCT	PCI SERR L PCI STOP L				
	PHYSICAL_RULE_SET LAYER ALLOW ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFFAIR PRIMARY GAP DIFFFAIR NECK GAP		PCI_CNTL	PCI_55S PCI_55S	PCI	PCI TRDY L PCI FRAME_L				
- [LPC_55S * =55_OHM_SE =55_OHM_SE =55_OHM_SE =55_OHM_SE =STANDARD =STANDARD		PCI_REQ0_L PCI_GNTO_L	PCI_558	PCI	PCI_REQ0_L 18D2 18 PCI_GNT0_L	D7			
J.	CLK_LPC_55S * =55_OHM_SE =55_OHM_SE =55_OHM_SE =55_OHM_SE =STANDARD =STANDARD		PCI_REG1_L. PCI_GNT1_L.	PCI_558	PCI	PCI REO1 L 18D2 18 PCI GNT1 L	57			
ı	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT		PCI_INTW_L	PCI_55S PCI_55S	PCI	PCI_INTW_L PCI_INTX_L				
J.	LPC * 6 MIL ?		PCI_INTY_L.	PCI_55S	PC1	PCI INTY L PCI INTZ L				
4	CLK_LPC * 8 MIL ?		MCP_PCI_CLK2	CLK PCI 558	CLK_PCI	PCI CLK33M MCP R 18C5				H
	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.		—	CLK_PCI_558	CLK_PCI	PCI_CLK33M_MCP 18C5 LPC_AD<30> 18B3_46	79 42D2 42DE			
	USB 2.0 Interface Constraints PHYSICAL_RULE_SET		LPC_BRAME_I.	LPC_558	LPC	LPC FRAME L 1803 40 LPC RESET L 1803 20	28 42D5			
•	PHYSICAL_RULE_SET LAYER ALLOW ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFFAIR PRIMARY GAP DIFFFAIR NECK GAP MCP_USB_RBIAS * =STANDARD		LPC_RESET_L MCP_LPC_CLK0	CLK_LPC_558	CLK_LPC	LPC_CLK33M_SMC_R 1883 24	94			
•	USB_90D			CLK LPC 558	CLK_LPC	LPC_CLK33M_SMC 24B1 40 LPC_CLK33M_LPCPLUS 24B1 42	C8			
	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT		USB_EXTA	USB_90D	USB	USB EXTA P 1903 36	0.8			
•	USB * =2x_DIELECTRIC ? USB TOP.BOTTOM =4x_DIELECTRIC ?			USB_90D USB_90D	USB	USB EXTA N 1903 38 USB EXTA MUXED P 3804	2.8			
C	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.			USB_90D USB_90D	USB	USB_EXTA_MUXED_N 3804 CONN_USB_EXTA_P 3803				C
	SMBus Interface Constraints			USB_90D	USB	CONN_USB_EXTA_N 38C3				
	PHYSICAL_RULE_SET LAYER ALLON ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP									
ı, İ	SMB_55S * =55_OHM_SE =55_OHM_SE =55_OHM_SE =55_OHM_SE =STANDARD =STANDARD		USB_CAMERA	USB 90D	USB	USB CAMERA P 1903 29	85			
	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT			USB_90D	USB	USB CAMERA N 19D3 25 USB CAMERA CONN_P 6D5 29E	ns 7			
•	SMB * =2x_DIELECTRIC ?		USR_RT	USB 90D	USB	USB CAMERA CONN N 6D5 298 USB BT P 19D3 25	7 B5			
	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.			USB_90D	USB	USB BT N 1903 25 CONN USB2 BT P 6D5 291	95 7			
7	HD Audio Interface Constraints			USB 90D	USB	CONN_USB2_BT_N 6D5_291 USB_TPAD_P 1903_46	7			П
- [PHYSICAL_RULE_SET LAYER ALLOW ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFFAIR PRIMARY GAP DIFFFAIR NECK GAP HDA_55S * =55_OHM_SE =55_OHM_SE =55_OHM_SE =55_OHM_SE =STANDARD =STANDARD		USB_TPAD	USB_90D	USB	USB TPAD P 19D3 46 USB TPAD N 19D3 46 USB TPAD R P 48B7	88			
•	HDA_55S * =55_OHM_SE =55_OHM_SE =55_OHM_SE =STANDARD =STANDARD			USB_90D	USB	USB TPAD R P 4887 USB TPAD R N 4887 USB IR P 1993 33	_			
•	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT		USR IR	USB_90D	USB	USB IR N 19D3 39	27			
- [HDA		USB EXTB	USB_90D USB_90D	USB	USB EXTB P 1903 38 USB EXTB N 1903 38	84			
•	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.			USB_90D USB_90D	USB	CONN USB EXTB P 3883 CONN USB EXTB N 3883				
	SIO Signal Constraints		USB_SD	USB_90D USB_90D	USB	USB_CARDREADER_P 1903 30 USB_CARDREADER_N 1903 30				
٥	PHYSICAL_RULE_SET LAYER ALLOW ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFFAIR NECK GAP									ا ا
- [CLK_SLOW_55S * =55_OHM_SE =55_OHM_SE =55_OHM_SE =55_OHM_SE =STANDARD =STANDARD		MCP_USB_RBIAS	MCP_USB_RBIAS		MCP_USB_RBIAS_GND 1904				
	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT		SMRUS_MCP_0_CLK SMRUS_MCP_0_DATA	SMR_55S	SMR	SMBUS MCP 0 CLK 12B6 20 SMBUS MCP 0 DATA 12B6 20				
- [CLK_SLOW * 8 MIL ?		SMBUS_MCP_1_CLK SMBUS_MCP_1_DATA	SMB_55S	SMB SMB	SMBUS MCP 1 CLK 2003 43 SMBUS MCP 1 DATA 2003 43	88			
	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.		HDA_RIT_CLK	HDA_558	ноа	HDA BIT CLK 20D2 52				
1	SPI Interface Constraints		HDA_SYNC	HDA_55S HDA_55S	HDA	HDA BIT CLK R 2007 20 HDA SYNC 2002 52	27			
_	PHYSICAL_RULE_SET LAYER ALLOW ROUTE ON LAYER? MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP		HDA RST L	HDA 55S	HDA HDA	HDA SYNC R 20A7 20 HDA RST R L 20A7 20	D4 D4			\sqcup
•	SPI_55S * =55_OHM_SE =55_OHM_SE =55_OHM_SE =55_OHM_SE =STANDARD =STANDARD		HDA_SDINO	HDA_558	HDA HDA	HDA_RST_L	en en			
	SPACING_RULE_SET LAYER LINE-TO-LINE SPACING WEIGHT		HDA_SDOUT	HDA_55S HDA_55S	HDA HDA	HDA SDOUT 20D2 52	en			
- [SPI * 8 MIL ?			HDA_55S	HDA	HDA_SDOUT_R 20A7 20				
J	SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.		MCP_HDA_PHILDN_COMP MCP_SUS_CLK	CLK_SLOW_55S	MCP_HDA_COMP	MCP HDA PULLDN COMP 2007 PM CLK32K SUSCLK R 2083 24	84			
	Í		—	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK 24B1 40	25			
1	Í		SPI CLK	SPI_55S SPI_55S	SPI	SPI_CLK_R 20B3 42 SPI_CLK 51C5	A5 42C8			
Ā	Í		SPI_MOSI	SPI_55S SPI_55S	SPI	SPI ALT CLK 4205 42 SPI_MOSI_R 2083 42		_MASTER=T18_MLB	SYNC_DATE=12/1	14/2007 A
J	Í			SPI_55S SPI_55S	SPI	SPI MOSI 5104 SPI ALT MOSI 4205 42	PAGE	TTTT.P	nstraints 2	
1	Í		SPI MISO	SPI 55S	SPI	SPI_MISO 20B3 42 SPI_MISO R 51C4		-0-	DRAWING NUMBER	8 D
J	Í		SPI CSO	SPI_55S SPI_55S	SPI	SPI ALT MISO 4285 42 SPI CS0 R L 2083 42		Apple	e Inc.	
	Í		SPI_CS0	SPI_55S	SPI	SPI_CSO_L 2083 42	NOT	ICE OF PROPRIETAR	RY PROPERTY: BRANCH	-
1	Í			SPI_55S	SPT	SPI CS1 R L SPI CS1 R L USE MLB	PROPE THE I	NFORMATION CONTAINED HER LIETARY PROPERTY OF APPLE OSESSOR AGREES TO THE FO MAINTAIN THIS DOCUMENT	EEIN IS THE E COMPUTER, INC. DLLOWING: IN CONFIDENCE 103 OF	109
-	Í			SPI_558	EL SELCEL R. L. USE MLB		I TO MAINTAIN THIS DOCUM II NOT TO REPRODUCE OR CO III NOT TO REVEAL OR PUBLI IV ALL RIGHTS KSCHURR	OT TO REPRODUCE OR COPY I	IT	<total design_s<="" td=""></total>
L		F	4	·		2	· · · · · · · · · · · · · · · · · · ·	l rights restervence K.E.N.	1 TOFOIGN SUFFIX OF	-101 ATT DESTGN S
	8 7 6	5	4			3	2		Τ.	ı

