




1 ALL RESISTANCE VALUES ARE IN OHMS 0 1 WATT +/- 5% REV DESCRIPTION OF REVISION 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. DATE 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ. SCHEM, MLB, K16 07/23/2010 Page Contents Sync Page Contents Sync Table of Contents 39 SMC K16\_MLB (03/01/2010 40 SMC Support System Block Diagram Power Block Diagram 41 LPC+SPI Debug Connector BOM Configuration 42 K16/K99 SMus Connections K16 BOM Variants 43 Voltage & Current Sensing 44 K99\_MLB 04/08/2010 Revision History Current Sensing Functional Test / No Test (K99\_MLB) (02/11/2010) 45 Thermal Sensors (K99\_MLB) (MASTER) K99\_MLB 04/08/2010 Power Aliases 46 K99\_MLB 04/08/2010 (MASTER) 04/08/2010 Signal Aliases 47 48 SPI ROM CPU FSB K99\_MLB 04/08/2010 K99\_MLB (02/11/2010) CPU Power & Ground 49 AUDIO: SPEAKER AMP K99\_MLB (K99\_MLB) 03/01/2010 12 50 CPU Decoupling & VID DC-In & Battery Connectors eXtended Debug Port (Micro-XDP) K99\_MLB 04/08/2010 51 PBus Supply & Battery Charger 14 MCP CPU Interface 52 5V / 3.3V Power Supply K99\_MLB 1.5V/1.35V LVDDR3 Supply 15 MCP Memory Interface K99\_MLB 04/08/2010 53 16 MCP PCIe Interfaces K99\_MLB 04/08/2010 54 IMVP6 CPU VCore Regulator (K99\_MLB) MCP Graphics K99\_MLB 04/08/2010 55 MCP VCore Regulator (K99\_MLB) /03/01/2010) 18 MCP SATA, USB & Ethernet CPUVTT (1.05V) Power Supply (K99\_MLB) 04/08/2010 K99\_MLB 19 MCP HDA, LPC & MISC K99\_MLB 04/08/2010 57 Misc Power Supplies K99\_MLB 04/08/2010 K99\_MLB 04/08/2010 20 MCP Power & Ground K99\_MLB 04/08/2010 58 Power Sequencing 59 21 MCP89 Memory Rail Gating K99\_MLB 04/08/2010 Power FETs K99\_MLB 07/23/2010 22 60 MCP89 GFX Core Rail Gating Internal DisplayPort Connector 23 MCP Standard Decoupling K99\_MLB 04/08/2010 61 External DisplayPort Support 24 MCP Graphics Support 62 DisplayPort Connector 25 63 LCD Backlight Driver SB Misc 26 DDR3 DRAM Channel A (0-31) 64 LCD Backlight Support K99 MLB 04/08/2010 27 DDR3 DRAM Channel A (32-63) 65 Additional CPU/GPU Decoupling K99\_MLB K99\_MLB K99\_MLB 04/08/2010 K99\_MLB 04/08/2010 28 DDR3 DRAM Channel B (0-31) 66 CPU/FSB Constraints 29 DDR3 DRAM Channel B (32-63) 67 Memory Constraints K99\_MLB 30 DDR BYPASSING 1 68 MCP Constraints 1 K99\_MLB K99\_MLB 04/08/2010 31 DDR BYPASSING 2 69 MCP Constraints 2 K99\_MLB K99\_MLB 04/08/2010 K99\_MLB 04/08/2010 K99\_MLB 04/08/2010 70 Memory Active Termination Ethernet Constraints 71 33 FSB/DDR3 Vref Margining SMC Constraints K99\_MLB 34 X21 WIRELESS CONNECTOR 72 K16/K99 Specific Constraints 04/09/2010 35 SATA CONNECTOR 73 K99 RULE DEFINITIONS 36 External USB Connectors 74 Acoustic Cap BOM Config Tables K99\_MLB 37 Left I/O (LIO) Connector 38 SecureDigital Card Reader SCHEM, MLB, K16 051-8467 D Apple Inc. 3.3.0 Schematic / PCB #'s NOTICE OF PROPRIETARY PROPERTY REFERENCE DES CRITICAL THE INFORMATION CONTAINE HEREIN IS THE MEDICAL PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE POSSESSOR AGREES TO THE POLLOWING:
II TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PAR
IV ALL RIGHTS RESERVED. 051-8467 SCHEM, MLB, K16 1 OF 110 820-2838 PCBF,MLB,K16 PCB CRITICAL 1 OF 74 8 7 6 3 vinanx































a








































nafix















nai



natix

