

# VC Formal Lab Formal Property Verification (FPV) App Signoff Setup and Standard Usage

# **Learning Objectives**

In this VC Formal lab, you will use a FIFO example to learn to do the following:

- Run Property Density in GUI mode
- Run Over Constraint Analysis in GUI mode
- Run Formal Core in GUI mode
- Run Formal Testbench Analyzer GUI mode
- Run Property Density in batch mode
- Run Over Constraint Analysis in batch mode
- Run Formal Core in batch mode
- Run Formal Testbench Analyzer batch mode

Familiarity with the SystemVerilog Assertion (SVA) language and completion of FPV/FPV\_General and FCA lab are required for this lab.



Lab Duration: 60 minutes



### **Files Location**

All files for this VC Formal lab are in directory: \$VC\_STATIC\_HOME/doc/vcst/examples/FPV\_Signoff/

Directory Structure	
FPV_Signoff	Lab main directory
README_VCFormal_FPV_Signoff.pdf	Lab instructions
design/	Verilog RTL code of the Device Under Test (DUT)
sva/	SVA properties to check functionality of the DUT
run/	Run directory

#### Resources

The following resources are available for in-depth guidance regarding VC Formal usage, commands, and variables.

VC Formal User Guide:

\$VC\_STATIC\_HOME/doc/vcst/VC\_Formal\_Docs/VC\_Formal\_UG.pdf

VC Formal Apps Quick References Guides:

\$VC\_STATIC\_HOME/doc/vcst/VC\_Formal\_Docs/Quick\_Reference\_Guides/

VC Formal Apps Tcl Templates:

\$VC\_STATIC\_HOME/doc/vcst/VC\_Formal\_Docs/Quick\_Reference\_Guides/vcf\_tcl\_templates/



### **Prepare your Environment**

1. Set environment variable pointing to your VC Formal installation directory:

```
%setenv VC_STATIC_HOME /tools/synopsys/vcstatic
```

- 2. Add path \$VC\_STATIC\_HOME/bin to the PATH environment variable.
- 3. Change your working directory to FPV\_Signoff/run:

```
%cd FPV Signoff/run
```

# **Setup File**

The VC Formal signoff flow has been developed to allow for measurement of quantifiable metrics on the quality of an FPV environment. The signoff flow is a set of steps which provide different pieces of information and levels of confidence in the quality of a formal environment.

There are five different aspects to the signoff flow:

- Property Density
- Overconstraint Analysis
- Bounded Analysis
- Formal Core
- FTA

In this lab will go through each one of these signoff steps. Each step has individual scripts to be loaded. All the scripts are pre-populated for you to review and run.

VC Formal can be run in three modes: interactive Verdi GUI mode, interactive without Verdi GUI using shell mode, and non-interactive batch mode.



### Mode 1: Start VC Formal in Verdi GUI Mode

### Step 1 - Property Density

1. Property density performs a structural analysis of the design to determine the Cone of Influence (COI) of the assertions. PD is a check to see if enough properties are present in the testbench. To check the progress of development of assertions, go to work directory and execute run\_pd

```
% ./run_pd
```


2. This opens VCF Verdi GUI and loads the design with a single assertion:

```
as_data_eq: assert property (`clk_rst $rose(first_pop) |->
data_out_nxt == data_out);
```

3. Generate Property Density report: go to the GoalList window and click on the Show Complexity icon and choose Show Property Density to generate Property Density report:



4. Identify "Potential Verification Holes": Expand the Uncovered Registers (asserts) option. Find the register (fifo.cntr) that is outside the COI of all the properties for this run.






5. To view the property density in coverage, click on the icon in the Property Density window. Verdi Coverage GUI will pop up. This will show the regions of the RTL that are not covered.

```
🖈 🔐 🗕 🗖
CovSrc.1: fifo
                          $
                                             /slowfs/vgvcformal1/masagup/lab_doc/FPV_signoff/run/../design/fifo.v
< All>
                                                                                         🖚 🔯 🎾 🔑
     35
     36
          `ifdef first_rtl
          always @(posedge clk or negedge resetn)
     37
             if (!resetn)
     38
0
                wptr <= '0;
     39
0
     40
              else if (push)
0
                wptr <= wptr + 1'b1;
     41
0
              else if (stall)
o
     42
              wptr <= wptr;
     43
0
     44
     45
           always @(posedge clk or negedge resetn)
     46
              if (!resetn)
0
                rptr <= '0;
0
     47
     48
              else if (pop)
0
                rptr <= rptr + 1'b1;</pre>
o
     49
     50
              else if (stall)
0
                rptr <= rptr;
     51
     52
     53
           always @(posedge clk)
            if (push)
0
     54
                data[wptr] <= data_in;
     55
0
     56
            always @(posedge clk)
     57
o
     58
             if (pop)
                data_out_nxt <= data[rptr];</pre>
     59
0
     60
            always @(posedge clk or negedge resetn)
     61
               if (!resetn)
0
     62
                cntr <= '0;
o
     63
               else cntr <= cntr + (push && !stall && !full) - (pop && !stall && !empty);
     64
o
     65
         `endif
     66
```



6. To view only the Uncovered RTL, click on the drop-down option at



```
🖈 🔓 🗕 🗖
CovSrc.1: fifo
                         $ | 4 | 5
UNCOVERED
                                            /slowfs/vgvcformal1/masagup/lab_doc/FPV_signoff/run/../design/fifo.v
                                                                                        T 💽 🎾 🔑
Covered

✓ Uncovered

 Excluded
            fdef first_rtl
            lways @(posedge clk or negedge resetn)
              if (!resetn)
    39
                wptr <= '0;
0
    40
             else if (push)
0
               wptr <= wptr + 1'b1;
    41
0
     42
              else if (stall)
0
                wptr <= wptr;
     43
     44
     45
           always @(posedge clk or negedge resetn)
             if (!resetn)
    46
0
     47
                rptr <= '0;
0
             else if (pop)
0
     48
                rptr <= rptr + 1'b1;</pre>
    49
0
             else if (stall)
0
    50
              rptr <= rptr;
    51
     52
           always @(posedge clk)
     53
             if (push)
0
     54
    55
                data[wptr] <= data_in;
     56
            always @(posedge clk)
     57
             if (pop)
     58
0
     59
                data_out_nxt <= data[rptr];</pre>
0
     60
     61
            always @(posedge clk or negedge resetn)
               if (!resetn)
     62
                cntr <= '0;
     63
               else cntr <= cntr + (push && !stall && !full) - (pop && !stall && !empty);
     65
          endif
     66
```

# **Increasing Property Density:**

7. Go to the work directory and execute

```
% ./run pd oc
```

- 8. A second assertion has been added to close the Verification hole for "cntr" register.
- 9. Re-generate Property Density reports (steps 3 to 6)
- 10. Observation: Is all of RTL covered?




### **Step 2 – Over Constraint Analysis**


11. Over constraint analysis is designed to ensure that there are no constraints in the design preventing legal areas of code from being exercised. To run Over constraint analysis on this design, go to the work directory and execute



12. Run Over Constraint analysis: In the GoalList window click on the icon Coverage Analysis icon



Set BMC Cycles to -1 for over constraint analysis



Note: To run bounded analysis, specify the depth for the analysis in the "Set BMC Cycle" field above.

13. Verdi Coverage GUI will pop-up. Manually browse color coded source code to identify RTL that cannot be reached due to constraints.


Or in the source code window select on the drop-down option






14. Identify the constraint: In Verdi Coverage GUI, select the unreachable line and click on the Show Reduced Constraints icon in the Menu Bar. The computation depicts responsible constraints on VCF.GoalList Constraints Pane in VC Formal Verdi GUI





15. In VC Formal Verdi GUI, change the appmode to FPV < Enter nam COV

Disable the constraint: select the constraint and RMB, and disable the constraint



Re-run the proofs and observe that the constraint was causing the unreachability.

# **Fixing the Constraints:**

16. To fix the over constraining issue, the constraint has been removed. To run the fix, go to the work directory and execute

- 17. Run the proofs the goals should both be proven
- 18. Run over constraint analysis should show no over constraining (steps 12-14)




### Step 3 - Formal Core


19. Formal core is a more accurate measure of which areas of the design have been involved in the proof (or bounded proof) of a property. The formal core will be a subset of the COI and is more accurate than property density. To run Formal Core, go to the work directory and execute

```
%./run_pd_oc_fc
```

- 20. Since Formal Core results are for Proven (or bounded proven) property, first run the FPV. This can be done using in the task bar of GoalList window or by using command "check\_fv" in the Console.
- 21. Run Formal Core analysis: in the GoalList window click on the Show Complexity icon and choose Compute Formal Core.



And click OK for the Formal Core Setting




Formal Core window will pop-up




22. The Formal Core report provides a summary of the:

The number of properties the compute\_formal\_core command is working/worked on A set of registers in the design used by the formal engines to prove the property A set of constraints used to prove the property.

A set of inputs involved to prove the property.



To see the complement of Formal Core, select icon on the Formal Core window taskbar. This option provides, a collection of registers, inputs, constraints that are not present in the formal core is reported.



23. To view Formal core in coverage, click on the icon in Formal Core window.


Verdi Coverage GUI will pop-up showcasing the RTL coverage. Browse color coded source code to identify if RTL coverage is 100%. Observe that "cntr" is in the Property Density report [COI]. It is outside of the formal core [Uncovered-COI]. This is still a verification hole.



```
CovSrc.1: fifo
                            💠 🖒 gfvcae1/masagup/internal/customer_signoff_lab/work/../rtl/fifo.v
 <All>
     86
             always @ (posedge clk)
     87
               if (push && !stall)
     88
0.8
     89
                 data[wptr] <= data_in;
      90
             always @ (posedge clk)
      91
               if (pop && !stall)
     92
0 8
     93
                 data_out_nxt <= data[rptr];
      94
      95
             always @(posedge clk or negedge resetn)
    96
               if (!resetn)
○ ≥ 97
                 cntr <= '0;
               else cntr <= cntr + (push && !stall && !full) - (pop && !stall && !e
○ № 98
          endif // `ifdef second_rtl
     99
    100
```

The Uncovered-COI RTL can only be selected by using the drop-down option at





24. To run reachability test, click on view Formal analysis coverage from Formal Core task bar, the icon . Please note that there will be performance hit when Formal coverage analysis is run.



# **Increasing the Formal Core Score:**

25. To increase the formal core score, an additional assertion has been added Go to the work directory and execute


26. Run the assertions and check the formal core, it should now be at 100% (steps 20 to 23)

### Step 4 - Formal Testbench Analyzer

27. The FTA app has been developed to perform fault injection analysis on a design to check whether the formal environment can catch injected issues. If a property fails in the presence of an artificial fault, then this is a good sign. To run FTA, go to the work directory and execute

Run the properties using check\_fv command or licon on the task bar

28. Change the Appmode to FTA using the Appmode drop-down option



Run FTA using the Start Check icon

This will generate Fault summary. Although Formal Core was at 100% there are still 22 non-detected faults representing verification holes






The severity of the faults is reported in the order of highest to lowest in the rows. The non-detected faults are of interest here as the current properties cannot detect these faults.

29. Select only Failures from the GoalList taskbar





Double click on any fault id to go into the source browser



Red indicates that a fault is non-detected. If you mouse hover over the red code it will show you the non-detected faults




30. To map the FTA results to coverage, click on the icon. Verdi coverage GUI will pop up.

```
always @(posedge clk)
     87
     88
               if (push && !stall)
0
                 data[wptr] <= data_in;
     89
o
     90
            always @(posedge clk)
     91
              if (pop && !stall)
     92
0
                 data_out_nxt <= data[rptr];
     93
0
     94
            always @(posedge clk or negedge resetn)
     95
               if (!resetn)
O
     96
                 cntr <= '0;
     97
Ö
              else cntr <= cntr + (push && !stall && !full)
     98
0
           (pop && !stall && !empty);
          endif // `ifdef second_rtl
     99
    100
```

# Waiving the faults:

31. For the Formal analysis, the reset doesn't toggle, and we can disable it.

To disable the fault, RMB of the fault property → Enable/Disable → Disable Selected Property





### Step 5 - Finish Signoff

32. Additional assertions have been added, to decrease non-detected faults. To run these, go to the work directory and execute

you should now see only two non-detected faults remain

33. See if you can figure out why two non-detected faults remain!



# Mode 2: Start VC Formal Signoff in Batch Mode

### Step 1 – Property Density

34. Go to the work directory and execute

```
% ./run pd batch
```

The script generates a vdb (PD.vdb) file for Property Density Coverage

- 35. Open pd\_uncovered\_report.txt to view results
  Results show that "cntr" register is outside of the COI of properties
- 36. To view Property Density Coverage in GUI

```
% $VC STATIC HOME/verdi/bin/verdi -cov -covdir PD.vdb
```

### **Increasing Property Density:**

37. A second assertion has been added to close the Verification hole for "cntr" register, to run this, go to the work directory and execute

```
% ./run pd oc batch
```

### **Step 2 – Over Constraint Analysis**

38. Go to the work directory and execute

```
% ./run pd oc batch
```

Script runs over-constraint analysis and dumps a vdb (FPV\_OA.vdb) and exclusion file (FPV\_OA\_unr.el\_w\_constraints.el)

39. To view Over-Constraint Coverage analysis in GUI:

```
% $VC_STATIC_HOME/verdi/bin/verdi -cov -covdir FPV_OA.vdb -
elfile FPV OA unr.el w constraints.el
```



### Step 3 – Formal Core

40. Go to the work directory and execute

A formal core report of any registers outside the formal core will be generated. Review outside\_formal\_core.txt to see results. It shows that the cntr register is outside the formal core

41. To view Formal Core Coverage analysis in GUI:

\$VC STATIC HOME/verdi/bin/verdi -cov -covdir FPV FC.vdb

### Step 4 – Formal Testbench Analyzer

42. Go to the work directory and execute

Review non\_detected\_faults.txt – This shows that 22 faults were non-detected even after formal core is at 100%

# Step 5 – Finish Signoff

43. Additional assertions have been added, to decrease non-detected faults. To run these, go to the work directory and execute

```
% ./run signoff batch
```

you should now see only two non-detected faults remain

See if you can figure out why two non-detected faults remain!