


VC Formal Lab Formal Testbench Analyzer (FTA) App Setup and Standard Usage

Learning Objectives

In this VC Formal lab, you will use a traffic light controller example to learn to do the following:

- Set up design, properties, and verification environment
- Run interactively with Verdi GUI
- Run checks in FPV App mode
- Switch to FTA App mode and validate injected faults
- Debug and resolve non-detected faults
- Debug and resolve non-activated faults
- Run updated set of properties
- Cluster faults for easier analysis



Familiarity with the SystemVerilog Assertion (SVA) language and knowledge of basic formal verification concepts are required for this lab.



Files Location

All files for this VC Formal lab are in directory: \$VC_STATIC_HOME/doc/vcst/examples/FTA/

Directory Structure	
FPV	Lab main directory
README_VCFormal_FTA.pdf	Lab instructions
design/	Verilog RTL code of the Device Under Test (DUT)
sva/	SVA properties to check functionality of the DUT
run/	Run directory
solution/	Solution directory

Resources

The following resources are available for in-depth guidance regarding VC Formal usage, commands, and variables.

VC Formal User Guide:

\$VC_STATIC_HOME/doc/vcst/VC_Formal_Docs/VC_Formal_UG.pdf

VC Formal Apps Quick References Guides:

\$VC_STATIC_HOME/doc/vcst/VC_Formal_Docs/Quick_Reference_Guides/

VC Formal Apps Tcl Templates:

\$VC_STATIC_HOME/doc/vcst/VC_Formal_Docs/Quick_Reference_Guides/vcf_tcl_templates/



Prepare your Environment

1. Set environment variable pointing to your VC Formal installation directory:

```
%setenv VC STATIC HOME /tools/synopsys/vcstatic
```

- 2. Add path \$VC_STATIC_HOME/bin to the PATH environment variable.
- 3. Change your working directory to FTA/run:

```
%cd FTA/run
```

Now you are ready to begin the lab.

Create a run.tcl Setup File

VC Formal has a Tcl-based command interface. It is common to start with a Tcl file to set up and compile a design. In this step, you will create a VC Formal Tcl file for the DUT, a traffic light controller, used in this lab.

4. Open file run.tcl (any arbitrary name is ok to use) using any text editor:

```
%vi run.tcl
```

5. Add command to enable FPV App mode (default when starting VC Formal):

```
set fml appmode FPV
```

Before using the FTA flow, a set of properties verified with FPV is required. Therefore, we start the verification with the FPV App mode.

6. Specify DUT top level module name as Tcl variable:

```
set design traffic
```

7. Add command to compile DUT, SVA properties, and include "-inject_fault all" to specify RTL and Connectivity faults to be analyzed when switching to the FTA flow:

The DUT files and filelist are located under directory FTA/design. The assertion and bind files are located under directory FTA/sva.



Since the DUT includes inline properties, the "+define+INLINE_SVA" string is added to the compilation command.

Note: To use unified usage model to compile design, use these commands instead of read file to compile design and SVA properties:

```
set_fml_var fml_multi_step_fta true
analyze -format sverilog \
   -vcs {-f ../design/filelist +define+INLINE_SVA \
        ../sva/traffic.sva ../sva/bind_traffic.sva}
elaborate $design -sva -inject_fault all
```

8. Add clock and reset setup information to the Tcl file:

```
create_clock clk -period 100
create reset rst -sense high
```

Add commands to initialize the DUT by holding reset active until sequential elements (latches and flip flops) values are stable.

```
sim_run -stable
sim_save_reset
```

9. Save run.tcl file and exit editor.




Start VC Formal in Verdi GUI Mode

10. Start the tool in Verdi GUI mode:

```
%vcf -f run.tcl -verdi
```

VC Formal starts in the Verdi GUI mode, with icons, tables, tabs, and windows especially designed for property verification with the FPV App. FPV is the default App mode.

Initial configuration is shown with the "VCF:TaskList" tab on the top left, the "VCF:GoalList" tab on the top right, and the "VC Formal Console" shell at the bottom.



11. Get familiar with the Verdi GUI instance:

Check the source file tabs, properties to be checked under the "Targets: ALL" table as well as properties specified as constraints in the "Constraints: ALL" table.


If desired, customize the columns shown by clicking on the Customize View Settings icon at the upper right of the property table.

Run Formal Proofs and Review Results

12. Start property verification:

Click on the Start Check icon






Proven properties from the FPV run will be used in the FTA flow for fault detection.

Switch to FTA App Mode and Validate Injected Faults

13. Switch to FTA App mode:




Observe that the "VCF:TaskList" and the "VCF:GoalList" tab are now showing the injected faults as targets for formal proof.

Equivalent command to switch to the FTA App mode:

```
set fml appmode FTA
```





14. Start property verification:

Click on the Start Check icon .

Note that in FTA App mode, the Start Check icon matches the following command that creates a new FPV FTA task and starts the verification:


15. When check completes, report results:

As another option, enter run check command with callback task:

16. Filter "Targets" table to keep failed targets:



Select to view only failed targets All 🗆 🗸 🗶 🗘




Debug Non-Detected Faults

17. Debug non-detected faults:

Double click on the TopOutputsConnectivity x Non-Detected cell in the "Fault Summary" table showing two non-detected faults to filter the "Targets: Failure" table and show the corresponding goals.





Double click on the name for property "traffic.fault_id_13" to open the highlighted source code window with the color red identifying the location of Non-Detected faults.

```
▼ O To:
  1 module traffic(clk, rst,
 2)
                    green main, yellow main, red main,
  3
                    green first, vellow first, red first,
                    waiting main, waiting first);
                                   13 fault_check /* stuck at 0 */
  6
                                   14 fault check /* stuck at 1 */
   input clk;
   input rst;
                                   15 fault_check /* port value negated */
   input waiting main;
   input waiting first;
   output green main, yellow main, red main,
10
11
           green first, yellow first, red first;
12
13 //parameter MAX WAIT = 4;
*Src1:traffic.v VCF:GoalList FaultsInSrc:traffic.v X
```

The fault where signal "yellow_first" is stuck at 1'b0 is not detected by the current set of properties. The same stuck-at-0 fault for signal "yellow main" also remains not detected.

Checking signals "{green_first, red_first, yellow_first}" in the DUT, we can see that at least one of them is asserted. Therefore, we can make the \$onehot0 property stronger by using \$onehot instead in file traffic.sva.

18. Modify properties:

Click on "Edit Source File" icon and modify the following assertions.



Original assertions:

Modified assertions:


19. Save file:

Click on the Save icon

Debug Non-Activated Faults

20. Debug non-activated faults:

Double click on the ResetConditionTrue x Non-Activated cell in the "Fault Summary" table showing one non-activated fault to filter the "Targets: Failure" table and show the corresponding goal.



Double click on the name for property "traffic.fault_id_50" to open the highlighted source code window with the color yellow identifying the location of Non-Activated faults.



```
<certitudeFaultSrc:3> /slowfs/vgfvcae1/ayann/labs 2102/lab update 2020.12/FTA/design/traffic.v
          ▼ O Go To:
    41
    42
       reg s_reg;
    43
    44 always @(posedge clk or posedge rst)
    45 T
             if (rst) s_reg <= 0;</pre>
    46
             else s req <= waiting main;
    47
             50 fault check 1'b1
    48 endm 52 fault_check /* code removed */
    49
   *Src1:traffic.v
                  VCF:GoalList FaultsInSrc:traffic.v X
```

Non-activated faults indicate source code that is outside the cone of influence (COI) of the current set of properties used for the FTA flow. Adding properties that cover those signals can help eliminate non-activated faults.

21. Add properties in Tcl script:

Click on the Edit Tcl Project File icon on the upper left and add the following commands to the Tcl file before command sim run.

```
fvassert s_rst -expr {($past(rst) |-> s_reg==1'b0)}
fvassert s_wma -expr {(##1 s_reg==$past(waiting_main))}
```

While this is a trivial example, it illustrates the FTA flow for non-activated faults. Ideally, the properties are included in the Formal Testbench and have high verification value.

22. Save edited run.tcl Tcl file:

Click on the Save icon .

Restart the Run and Verify Fix

23. Add commands to Tcl script to enable FTA flow:

```
check_fv -block
set_fml_appmode FTA
compute_fta -par_task FPV -run_finish {report_fv
-list > results.txt}
```

24. Save edited run.tcl Tcl file:




Click on the Save icon .

25. Restart VC Formal with the modified assertions and updated Tcl script:

Click on the Restart VCST icon .

26. Check updated results:


Observe that the non-detected TopOutputsConnectivity faults and non-activated faults are now detected.





Cluster Faults for Easier Analysis

27. Cluster remaining non-detected faults to create groups of faults for easier analysis:




Equivalent command to cluster non-detected faults:

cluster fta faults -status non detected

28. Check clusters and grouped faults:

After clustering completes, expand the list of clusters for non-detected faults.




Clusters are faults grouped together based on class and location in the DUT. Analyzing the faults in one cluster can help derive meaningful properties that detect all faults in that cluster.

Command to list clusters and associated faults:

report fta fault clusters

Double-click cluster "Cluster 5" which contains the highest number of faults of the same class.





Double click on the name for property "traffic.fault_id_100" to open the highlighted source code window with the color red identifying the location of Non-Detected faults.

```
<certitudeFaultSrc:3> /slowfs/vgfvcae1/ayann/labs_2102/lab_update_2020.12/FTA/design/vlog_street_ctrl_fsm.v
          ▼ O Go To:
    48 always @(*)
    49 begin
    50
    51
              RESET : begin
    52
                        if (PRIORITY) next_state = SG;
    53
                        else next_state = SRO;
    54
    55
              SRO :
    56
                 next_state = SR1;
    57
              SR1 : begin
                     if (state_cross == SY) next_state = SG;
    58
    59
                     else next_state = SR1;
    60
                     end
    61
              SG : begin
    62
                   🌃 (waiting_cross 🚾 (~waiting 🚻 timer 🞫 MAX_WAIT))
    63
                      next state = SY:
                   99 fault_check 1'b0
    64
                       fault check 1'b1
    65
    66
                   101 fault check !((waiting cross && ((~waiting) || (timer = = MAX WAIT))))
              SY : 102 fault_check /* code removed */
    67
    68
                 Next_state - sho,
    69
              default :
    70
                 next_state = 5'bxxxxx;
    71
           endoase
    72 end
   *Src1:vlog street ctrl fsm.v
                              VCF:GoalList | FaultsInSrc:vlog street ctrl fsm.v X
```