

Master's in Industrial Electronics and Computers Engineering

University of Minho

---

## **8051 on FPGA**

---

Embedded Systems Master's Degree

**Authors:** Embedded Systems 24/25 Class

**Professor:** Adriano Tavares

2024/2025

# Contents

|          |                               |           |
|----------|-------------------------------|-----------|
| <b>1</b> | <b>Introduction</b>           | <b>1</b>  |
| 1.1      | Problem Statment . . . . .    | 1         |
| <b>2</b> | <b>Analysis</b>               | <b>2</b>  |
| 2.1      | FSM . . . . .                 | 3         |
| 2.2      | Program Counter . . . . .     | 4         |
| 2.3      | Fetch . . . . .               | 5         |
| 2.4      | Decode . . . . .              | 6         |
| 2.5      | Memory Access . . . . .       | 7         |
| 2.6      | Execute . . . . .             | 8         |
| 2.7      | Writeback . . . . .           | 9         |
| 2.8      | Peripherals . . . . .         | 10        |
| 2.8.1    | Interrupt Controler . . . . . | 11        |
| 2.8.2    | GPIO . . . . .                | 12        |
| 2.8.3    | PS2 . . . . .                 | 13        |
| 2.8.4    | Timer . . . . .               | 14        |
| 2.8.5    | UART . . . . .                | 15        |
| 2.8.6    | VGA . . . . .                 | 16        |
| 2.9      | Pipeline . . . . .            | 17        |
| 2.9.1    | Cache . . . . .               | 18        |
| 2.9.2    | Hazard Control . . . . .      | 19        |
| <b>3</b> | <b>Design</b>                 | <b>20</b> |
| 3.1      | FSM . . . . .                 | 21        |
| 3.2      | Program Counter . . . . .     | 22        |
| 3.3      | Fetch . . . . .               | 23        |
| 3.4      | Decode . . . . .              | 24        |
| 3.5      | Memory Access . . . . .       | 25        |
| 3.6      | Execute . . . . .             | 26        |
| 3.7      | Writeback . . . . .           | 27        |
| 3.8      | Peripherals . . . . .         | 28        |
| 3.8.1    | Interrupt Controler . . . . . | 29        |
| 3.8.2    | GPIO . . . . .                | 30        |
| 3.8.3    | PS2 . . . . .                 | 31        |
| 3.8.4    | Timer . . . . .               | 32        |
| 3.8.5    | UART . . . . .                | 33        |
| 3.8.6    | VGA . . . . .                 | 34        |
| 3.9      | Pipeline . . . . .            | 35        |
| 3.9.1    | Cache . . . . .               | 36        |

|          |                               |           |
|----------|-------------------------------|-----------|
| 3.9.2    | Hazard Control . . . . .      | 37        |
| <b>4</b> | <b>Implementation</b>         | <b>38</b> |
| 4.1      | FSM . . . . .                 | 39        |
| 4.2      | Program Counter . . . . .     | 40        |
| 4.3      | Fetch . . . . .               | 41        |
| 4.4      | Decode . . . . .              | 42        |
| 4.5      | Memory Access . . . . .       | 43        |
| 4.6      | Execute . . . . .             | 44        |
| 4.7      | Writeback . . . . .           | 45        |
| 4.8      | Peripherals . . . . .         | 46        |
| 4.8.1    | Interrupt Controler . . . . . | 47        |
| 4.8.2    | GPIO . . . . .                | 48        |
| 4.8.3    | PS2 . . . . .                 | 49        |
| 4.8.4    | Timer . . . . .               | 50        |
| 4.8.5    | UART . . . . .                | 51        |
| 4.8.6    | VGA . . . . .                 | 52        |
| 4.9      | Pipeline . . . . .            | 53        |
| 4.9.1    | Cache . . . . .               | 54        |
| 4.9.2    | Hazard Control . . . . .      | 55        |
| <b>5</b> | <b>Conclusion</b>             | <b>56</b> |

# List of Figures

# List of Tables

## Acronyms

**UART** Universal asynchronous receiver/transmitter

# Chapter 1

## Introduction

### 1.1 Problem Statment

## Chapter 2

# Analysis

Design

Implementation

## 2.1 FSM

[Design](#)

[Implementation](#)



## 2.2 Program Counter

[Design](#)

[Implementation](#)

## 2.3 Fetch

[Design](#)

[Implementation](#)

## 2.4 Decode

[Design](#)

[Implementation](#)

## 2.5 Memory Access

[Design](#)

[Implementation](#)

## 2.6 Execute

Design

Implementation

## 2.7 Writeback

[Design](#)

[Implementation](#)

## 2.8 Peripherals

[Design](#)

[Implementation](#)

## **2.8.1 Interrupt Controler**

Design

Implementation



## 2.8.2 GPIO

[Design](#)

[Implementation](#)

### **2.8.3 PS2**

Design

Implementation

## 2.8.4 Timer

Design

Implementation

## **2.8.5 UART**

[Design](#)

[Implementation](#)

### **2.8.6 VGA**

Design

Implementation

## 2.9 Pipeline

[Design](#)

[Implementation](#)

### **2.9.1 Cache**

[Design](#)

[Implementation](#)

## **2.9.2 Hazard Control**

Design

Implementation



## Chapter 3

# Design

Analysis

Implementation

## **3.1 FSM**

[Analysis](#)

[Implementation](#)

## 3.2 Program Counter

[Analysis](#)

[Implementation](#)

## 3.3 Fetch

[Analysis](#)

[Implementation](#)

## 3.4 Decode

Analysis

Implementation

## 3.5 Memory Access

[Analysis](#)

[Implementation](#)

## 3.6 Execute

Analysis

Implementation

## 3.7 Writeback

[Analysis](#)

[Implementation](#)



## 3.8 Peripherals

[Analysis](#)

[Implementation](#)

### **3.8.1 Interrupt Controler**

Analysis

[Implementation](#)

### **3.8.2 GPIO**

[Analysis](#)

[Implementation](#)

### **3.8.3 PS2**

[Analysis](#)

[Implementation](#)

### **3.8.4 Timer**

[Analysis](#)

[Implementation](#)

### **3.8.5 UART**

[Analysis](#)

[Implementation](#)

### **3.8.6 VGA**

[Analysis](#)

[Implementation](#)

## 3.9 Pipeline

[Analysis](#)

[Implementation](#)



### **3.9.1 Cache**

[Analysis](#)

[Implementation](#)

### **3.9.2 Hazard Control**

Analysis

[Implementation](#)

## Chapter 4

# Implementation

Analysis  
Design

## 4.1 FSM

Analysis

Design

## 4.2 Program Counter

Analysis

Design

## 4.3 Fetch

Analysis

Design

## 4.4 Decode

Analysis

Design

## 4.5 Memory Access

Analysis

Design



## 4.6 Execute

Analysis

Design

## 4.7 Writeback

Analysis

Design

## 4.8 Peripherals

Analysis

Design

### 4.8.1 Interrupt Controler

Analysis

Design

## 4.8.2 GPIO

[Analysis](#)

[Design](#)

### 4.8.3 PS2

Analysis

Design

#### 4.8.4 Timer

Analysis

Design

### 4.8.5 UART

Analysis

Design



### 4.8.6 VGA

Analysis

Design

## 4.9 Pipeline

Analysis

Design

### 4.9.1 Cache

[Analysis](#)

[Design](#)

## 4.9.2 Hazard Control

Analysis

Design

## Chapter 5

## Conclusion