

Master's in Industrial Electronics and Computers Engineering

University of Minho

8051 on FPGA

Embedded Systems Master's Degree

Authors: Embedded Systems 24/25 Class

Professor: Adriano Tavares

2024/2025

Contents

1	Introduction	1
1.1	Problem Statment	1
2	Analysis	2
2.1	FSM	3
2.2	Program Counter	4
2.3	Fetch	5
2.4	Decode	6
2.5	Memory Access	7
2.6	Execute	8
2.7	Writeback	9
2.8	Peripherals	10
2.8.1	Interrupt Controler	11
2.8.2	GPIO	12
2.8.3	PS2	13
2.8.4	Timer	14
2.8.5	UART	15
2.8.6	VGA	16
3	Design	17
3.1	FSM	18
3.2	Program Counter	19
3.3	Fetch	20
3.4	Decode	21
3.5	Memory Access	22
3.6	Execute	23
3.7	Writeback	24
3.8	Peripherals	25
3.8.1	Interrupt Controler	26
3.8.2	GPIO	27
3.8.3	PS2	28
3.8.4	Timer	29
3.8.5	UART	30
3.8.6	VGA	31
4	Implementation	32
4.1	FSM	33
4.2	Program Counter	34
4.3	Fetch	35

4.4	Decode	36
4.5	Memory Access	37
4.6	Execute	38
4.7	Writeback	39
4.8	Peripherals	40
4.8.1	Interrupt Controler	41
4.8.2	GPIO	42
4.8.3	PS2	43
4.8.4	Timer	44
4.8.5	UART	45
4.8.6	VGA	46
5	Conclusion	47

List of Figures

List of Tables

Acronyms

UART Universal asynchronous receiver/transmitter

Chapter 1

Introduction

1.1 Problem Statment

Chapter 2

Analysis

2.1 FSM

2.2 Program Counter

2.3 Fetch

2.4 Decode

2.5 Memory Access

2.6 Execute

2.7 Writeback

2.8 Peripherals

2.8.1 Interrupt Controler

2.8.2 GPIO

2.8.3 PS2

2.8.4 Timer

2.8.5 UART

2.8.6 VGA

Chapter 3

Design

3.1 FSM

3.2 Program Counter

3.3 Fetch

3.4 Decode

3.5 Memory Access

3.6 Execute

3.7 Writeback

3.8 Peripherals

3.8.1 Interrupt Controler

3.8.2 GPIO

3.8.3 PS2

3.8.4 Timer

3.8.5 UART

3.8.6 VGA

Chapter 4

Implementation

4.1 FSM

4.2 Program Counter

4.3 Fetch

4.4 Decode

4.5 Memory Access

4.6 Execute

4.7 Writeback

4.8 Peripherals

4.8.1 Interrupt Controler

4.8.2 GPIO

4.8.3 PS2

4.8.4 Timer

4.8.5 UART

4.8.6 VGA

Chapter 5

Conclusion