IDENTIFICATION

PRODUCT CODE:

MAINDEC-08-D1AC-D

PRODUCT NAME:

PDP-8 Memory Power On/Off Test

DATE CREATED:

September 16, 1968

MAINTAINER:

Diagnostic Group

AUTHOR:

M. Horovitz

PREVIOUS CODE:

MAINDEC 829



1. ABSTRACT

This program is a Memory Data Validity Test to be used after a simulated power failure.

2. REQUIREMENTS

Storage

Memory locations 00018--7477

Subprogram and/or Subroutines

RIM

Binary Loader

Equipment

PDP-8 Processor, keyboard reader, and Teleprinter

- 3. USAGE
- 3.1 Loading

Normal binary tape loading procedures are to be used with this program.

3.2 Start up and/or Entry

Load address 0014 and press START.

The program should then halt at 0042 g.

Load address 0001 and press START.

The program should now loop.

3.3 Errors in Usage

Errors detected by the program cause the program to halt at memory address 0055_8 . The contents of memory addresses 0011_8 and 0012_8 indicate the addresses of the data that failed to check-sum. Memory addresses 0007_8 and 0010_8 contain the data words that failed to check-sum.

Lower Address = $(0011_8) = 100_8 - 3677_8$

Upper Address = $(0012_8) = 3700_8 - 7477_0$

Lower Error Word = $(0007_8) = 2525_8$

Upper Error Word = (0010_8) 5252

3.4 Error Recovery

Press CONTINUE to test for other error words in memory.

Reload address 00208 to restart the entire program.

4. DESCRIPTION

4.1 Discussion

This program tests memory for bit drop out and pick up after a simulated power failure has occurred.

By starting the program at memory address 0014₈, data words consisting of 2525₈ are written into memory locations 0100₈--3677₈, and the data words consisting of 5252₈ are written into memory locations 3700₈--7477₈ after which the program halts at memory address 0042₈. Load address 0001 and restart the program; the program will 2's add the contents of memory location 0100₈ with 3700₈. If the result equals 7777₈, the program will 2's add the contents of memory locations 0101₈ with 3701₈, etc. until the memory addresses of 3677₈ and 7477₈ are tested. The program stays in the 2's add compare loop until an error occurs. Concurrently cycle the power to the PDP-8 off and on. After the power has been reapplied to the PDP-8, load address 0001₈ and press START. If an error occurred during the power cycling, the program halts at location 0056₈. The program may be restarted at memory address 0001₈ as many times as desired. Restart address to fill memory is 0020₈ not 0014.

4.2 Examples and/or Applications

A HALT occurs at memory address 0055₈.

 Address
 0007₈
 = 2505₈
 (Data Word)

 Address
 0010₈
 = 5252
 (Data Word)

 Address
 0011₈
 = 0101
 (Address Word)

 Address
 0012₈
 = 3701
 (Address Word)

Bit 7 was dropped at memory address 01018.

5. EXECUTION TIME

1 msec/loop

```
IMEMORY POWER ON OFF TEST
     0001
                       00001
                               JMP 1
                                           ISTARI AFTER POWER UP
0001 5001
                               2
8082 8082
                               3
2003 20005
     0014
                       #0014
                               TAU PATCH
0014 1072
                               UCA Ø
0015 3000
                               TAU PATCH+1
0016 1075
                               DCA 1
0017 3001
                       START, JMS SETUP
0020 4022
                                                    /START INITIAL.
                               JMP WRKUN
0021 5030
0022 0000
                       SETUP, Ø
                               TAU KUU//
0023 1065
0024 3011
                               UCA 11
0025 1066
                               TAU K36//
0026 3012
                               UCA 12
                               JMP I SETUP
0027 5422
                       WRKON, IAU UPREG
0030 1070
                               UCA I 11
Øb/31 3411
                               TAU LOREG
au32 1071
                               DCA I 12
0033 3412
                               AU 11
0034 1011
0035 7440
                               UMA
                               TAU K36/7
0036 1066
                               CMA
0037 7040
0040 7640
                               CLA SZA
                               JMP WRKON
0041 5030
                       STEND, HLI
                                           ITURN POWER OFF AND ON
0042 7402
                       COMPAR, JMS SETUP
0043 4022
0044 7200
                               CLA
                               IAU I 11
                                                    /11=UPPER AUDRESS 100-3700
0045 1411
                               UCA UPPER
0146 300/
                               1AU 1 12
                                                    /12=LOWER AUDRESS 3701-7700
0047 1412
0050 3010
                               UCA LOWER
0051 1007
                               TAU UPPER
                               IAU LOWER
0052 1010
0053 7040
                               UMA
0054 7440
                               SZA
                               HLI /ERROR , NO COMPARE
0055 7402
                       £1,
0056 1011
                               TAU 11
                               CMA
0057 7040
0000 1060
                               1AU K36//
0361 7040
                               CMA
0062 7640
                               SEA CLA
                               JMP COMPAR+1
0363 5044
                               JMP COMPAR
0064 5045
```

0 - 65	0071	K0077.	0011		
0.66	367/	K367/*	36//		
€367	1100	K7700,	1100		
0370	2525	UPREG.	とりと り		
00/1	5252	LOREG.	2525		1
Ø#12	0045	PATCH	COMPAR		ŧ
0013	5400		JMP I Ø		
	1600	*000/			*
0307	0000	UPPER.	٥	/ERROR WO	RU (2525)
0010	8888	LOWER	Ø	/ERROR WO	RU (5252)
		\$6			

THERE ARE NO LARURS

SYMBOL	TABLE
COMPAR	0043
E1	ØØ>5
K0077	0065
K3677	0000
K7700	0067
LUREG	0011
LOWER	0010
PATCH	0012
SETUP	2022
START	0020
STEND	0042
UPPER	0001
UPREG	0070
MRKON	0030

SYMBOL TABLE

UPPER	0007
LOWER	0010
START	0020
SETUP	0022
WRKON	0030
STEND	0042
COMPAR	0043
E1	0055
K0077	0065
K3677	0066
K/700	0067
UPREG	0010
LOREG	00/1
PATCH	0072