# RISC-V SoC Microarchitecture Design & Optimization

Presentation on 2021/06/29

**Group 23** 

Instructor & Sponsor: Weikang Qian

Group Member: Li Shi, Jian Shi, Yichao Yuan, Yiqiu Sun, Zhiyuan Liu





#### Problem

#### a. Moore's Law is Dying!




Figure 1. Growth in processor performance over 40 years. Source: John L. Hennessy, David A. Patterson. *Computer Architecture: A Quantitative Approach* (Sixth Edition). Morgan Kaufmann, 2017.

#### b. Emerging Applications









Figure 3. Boston Dynamics robots. Source: techxplore.com/news/2019-01-ten-robotics-year.html




## Need

#### **Customer Requirement**










## Solutions

## Dynamic (Out-of-order) Instruction Scheduling



Instead of waiting until the next instructions is ready, we choose any ready instructions to execute.

Arithmetic Logic Unit

3\*7 = 21

Floating Point Unit

3.4\*2.8 = 9.52


Approx.
Comp. Unit

 $3.4*2.8 \approx 9.5$ 

We apply multiple execution units to perform computation for different operations under different scenarios.



## Concept Diagram



Grey area is our design