





Title		
Size	Number	Revision
A3		
Date:	11-05-2022	Sheet of
File:	C:\Users\... - Connectors.SchDoc	Drawn By:

S9337-ND
Jumper4DCDC Manual Override
High - DCDC On
Low - DCDC OffA32700-40-ND
JMP1

3 Pin Header

DCDC Control Logic
2-Input Variable Voltage

Circuitry on Controller Board



Title		
Size	Number	Revision
A4		
Date:	11-05-2022	Sheet of
File:	C:\Users\...\2 - Power Switch.SchDoc	Drawn By:

1

2

3

4

A

A

B








B

C









C

D

D



ATS2127-ND heatsink
696-1688-5-ND




Title		
Size	Number	Revision
A4		
Date:	11-05-2022	Sheet of
File:	C:\Users\...\3 - Fuses.SchDoc	Drawn By:

1

2


3

4




Title		
Size	Number	Revision
A4		
Date:	11-05-2022	Sheet of
File:	C:\Users\...\6 - Load Drivers.SchDoc	Drawn By:

VBATT is delayed by 10 seconds to allow IMD to send OK signal



Title		
Size	Number	Revision
A4		
Date:	11-05-2022	Sheet of
File:	C:\Users\...\8 - Voltage Conversions Delay\BuildBy:	



UMSAE

ePBR20_ACU_Power_rev0

CN-96296MM