
PRODUCT REFERENCE MANUAL

DEVLAB PDM AUDIO MODULE

DevLab PDM ICS-41350 MEMS Microphone

MPN: UE0148

Version 0.1.0



The module combines the multi-mode ICS-41350 MEMS microphone, PDM channel selection, and a fixed 3.3 V regulator.

PDM AUDIO | MULTI-MODE | CHANNEL SELECT | MEMS

DOCUMENT MAP

Contents

Description

Applications
Hardware Features

1 The Module

1.1 Board Identification
1.2 Interface Hardware

2 Electrical Characteristics

2.1 ICS-41350 Characteristics
2.2 Electrical Precautions

3 Functional Overview

3.1 Block Diagram
3.2 Microphone and PDM Signal Path
3.3 Clock Modes and Control Signals
3.4 Power Section
3.5 Communication Interface
3.6 Library Features
3.7 Board Topology
3.8 Electrical Schematic

4 Connectors and Pinout

4.1 Pinout Diagram
4.2 Edge Connections
4.3 Four-Position Connector
4.4 Solder Options

5 Board Operation

5.1 Wiring and First Power-Up
5.2 Arduino Library Example
5.3 Other Capture Examples and Checks

6 Mechanical Information

6.1 Top View
6.2 Bottom View
6.3 Board Dimensions

7 Company Information


8 Reference Documentation

9 Appendix

9.1 Technical Basis
9.2 Document Scope
9.3 Document Control
9.4 Board Schematic

Description

The UNIT DevLab PDM ICS-41350 MEMS Microphone is a compact digital-audio module built around the bottom-port TDK InvenSense ICS-41350. The microphone contains a MEMS element, impedance-converter amplifier, and fourth-order sigma-delta modulator that produces a 1-bit pulse-density-modulated output.



Applications

- Voice capture and recognition prototypes
- Microphone-array development
- Camera, security, and surveillance audio
- Low-power ambient sound analysis and keyword spotting
- Ultrasonic sensing experiments in high-performance mode

Hardware Features

- ICS-41350 bottom-port digital MEMS microphone
- PDM clock and data interface
- Clock-selected low-power, standard, high-performance, and sleep modes
- Sensor channel selection for shared-data stereo configurations
- AP2112K-3.3TRG1 fixed 3.3 V regulator
- Six 2.54 mm edge/header connections
- Four-position, 1.0 mm-pitch right-angle connector
- Orange indicator LED and two solder options shown on the V1.1 artwork

1 The Module

1.1 Board Identification

Item	Value
Product	DevLab PDM ICS-41350 MEMS Microphone
Manufacturer part number	UE0148
Hardware revision shown	V1.1
Microphone	TDK InvenSense ICS-41350
Digital audio interface	PDM
Product-reference revision	0.1.0

1.2 Interface Hardware

The module provides six 2.54 mm edge connections and a four-position, 1.0 mm-pitch right-angle connector. The connector carries CLK, DATA, VSYS, and GND. Its signal order follows the board pinout in Section 4.

2 Electrical Characteristics

2.1 ICS-41350 Characteristics

The electrical table specifies ICS-41350 sensor characteristics. The module power circuit includes a fixed 3.3 V regulator.

Parameter	Low-power mode	Standard mode	High-performance mode	Scope
Clock frequency	400–800 kHz	1.0–3.3 MHz	4.1–4.8 MHz	Sensor CLK
Sensitivity, typical	−26 dB FS	−26 dB FS	−32 dB FS	Sensor, 1 kHz and 94 dB SPL
SNR, typical	63 dBA	64 dBA	64 dBA	Sensor
Supply current, typical	185 µA	430 µA	650 µA	Sensor at VDD = 1.8 V, no load
Acoustic overload point, typical	120 dB SPL	120 dB SPL	126 dB SPL	Sensor, 10% THD

Parameter	Minimum	Typical	Maximum	Scope
Sensor supply voltage, VDD	1.65 V	—	3.63 V	ICS-41350 supply pin
Sleep-mode clock	—	—	Below 200 kHz	ICS-41350 CLK
Sleep current	—	12 µA	20 µA	ICS-41350
Digital input high, VIH	0.65 × VDD	—	—	ICS-41350 digital input
Digital input low, VIL	—	—	0.35 × VDD	ICS-41350 digital input
Regulated output	—	3.3 V nominal	—	AP2112K-3.3 regulator

The sensor VDD range applies at the microphone supply pin. The module routes VIN through its regulator and Schottky diode to VSYS, which supplies the microphone. The schematic defines the module power path; the sensor VDD range does not specify a module VIN input range.


2.2 Electrical Precautions

- The host and module share a common ground during operation.
- The microphone drives DATA toward the host.
- The host applies CLK and CH within the powered microphone's logic domain.
- The bottom acoustic port remains clear of debris, flux, adhesive, and enclosure obstructions.
- The board schematic shows the VIN to VSYS supply path and the J2 power connection.

3 Functional Overview

3.1 Block Diagram

The block diagram shows the main functional blocks of the UE0148 module and the signals available.



UE0148 PDM ICS-41350 microphone module block diagram.

The host drives CLK; the microphone drives DATA toward the host. VIN feeds a 3.3 V regulator whose output reaches the microphone through the VSYS rail. Section 2 specifies the sensor supply range.

3.2 Microphone and PDM Signal Path

Sound enters the ICS-41350 (MK1) through its bottom acoustic port. A MEMS sensing element and impedance-converter amplifier feed a fourth-order sigma-delta modulator, and the DATA pin carries its 1-bit PDM output. The host supplies CLK, then decimates and filters the PDM bitstream to obtain audio samples. The ICS-41350 datasheet describes this path in its functional block diagram and “Theory of Operation.”

The microphone has no register map and no configuration bus. Only three signals reach it from the connectors: CLK and DATA for the audio stream, and CH for channel selection. The VSYS rail powers it.

3.3 Clock Modes and Control Signals

The sensor has no mode register. Its clock frequency selects the mode:

Sensor mode	CLK frequency	Typical sensor current	Typical sensitivity
Sleep	Below 200 kHz	12 µA	No data output
Low power	400–800 kHz	185 µA	−26 dB FS
Standard	1.0–3.3 MHz	430 µA	−26 dB FS

Sensor mode	CLK frequency	Typical sensor current	Typical sensitivity
High performance	4.1–4.8 MHz	650 µA	−32 dB FS

The table lists **sensor** characteristics from DS-000047. Clock ranges between listed modes lie outside the specified operating modes. Below 200 kHz, DATA becomes high impedance. After a valid clock starts, the microphone takes up to 20 ms to wake and settle. High-performance mode supports ultrasonic capture up to 40 kHz only when the host decimation filter and acoustic path also preserve that band.

Channel selection. The ICS-41350 SELECT pin low selects the right channel (DATA1); high at sensor VDD selects the left channel (DATA2). Right-channel bits are clocked on the rising edge and left-channel bits on the falling edge. The microphone releases DATA outside its selected half-cycle, so one left and one right microphone can share a data line and a clock. The datasheet specifies a shared PDM data line without a pull-up or pull-down.

The UE0148 schematic routes board CH to the sensor SELECT net. R5 (0 Ω) ties that net to a node that R3 (10 kΩ) pulls to ground, and a solder option can connect the same node to VSYS. The circuit therefore selects the **right** channel by default, and the assembled solder option determines the effective selection. The host PDM receiver selects the same channel as the microphone. The four-position connector carries CLK and DATA, but not CH; channel selection through that connector uses the board option.

3.4 Power Section

The schematic identifies U3 as an AP2112K-3.3 fixed regulator supplied from VIN. Its output passes through the Schottky diode D2 (NSR0320MW2T1G) to VSYS, and the microphone VDD pin is on VSYS. The schematic annotates VIN as input only and VSYS as bidirectional (I/O). Both rails are available on the edge connections; J2 exposes VSYS.

The regulator uses 1 µF capacitors C8 (input) and C9 (VSYS). The microphone VDD pin has a 100 nF capacitor (C6) and a 200 pF capacitor (C1) to ground. An orange power LED (D1) connects from VSYS through R1 (4.7 kΩ) and a solder option (LED ON ENABLE) to ground.

The ICS-41350 VDD operating range of 1.65–3.63 V applies at the sensor pin; the module supply path determines the voltage at that pin. The module VIN input range, current consumption, and backfeed behavior through VSYS require board validation and do not follow from the regulator or diode component ratings.

3.5 Communication Interface

The ICS-41350 provides a single digital interface, PDM, which connects directly to microcontrollers and audio processors that include a PDM receiver.

PDM Interface

- 1-bit pulse-density-modulated output, host-supplied clock
- Sensor clock range from 400 kHz to 4.8 MHz in the specified operating modes
- Two selectable channels (right or left) through the SELECT pin
- Shared DATA line for a left/right microphone pair

The host drives CLK and receives DATA. The sensor does not process audio into PCM; the host receiver converts the PDM stream to PCM, using dedicated hardware (for example, the PDM-to-PCM converter of the ESP32-S3) or software filtering. The audio sample rate follows from the PDM clock frequency and the host decimation ratio, and the PDM clock frequency also selects the sensor mode (Section 3.3).

3.6 Library Features

The DevLab_AudioInput library for Arduino-compatible boards captures mono audio from PDM and I²S microphones and returns signed 16-bit PCM samples. Its ESP32 PDM path uses the chip's hardware PDM-to-PCM converter, so `read()` on PDM requires a target that has it, such as the ESP32-S3; the ESP32-C6 lacks it. The library also compiles for RP2040/RP2350 through the Arduino-Pico core. Hardware testing is reported only on ESP32-S3. The following table summarizes the functions used with the UE0148.

Function	Library call	Description
Initialization	`beginPDM(clkPin, dataPin, sampleRate, slot)`	Starts PDM capture on the selected pins (ESP32: 48 kHz and left slot by default; the `slot` argument selects the receiver channel).
Data acquisition	`read(buffer, samples, timeoutMs)`	Returns mono signed 16-bit PCM samples in `buffer` and the number of samples read (0 when no data arrives within the timeout; 10 ms by default).
Gain	`setGainPercent(percent)`, `getGainPercent()`	Scales PCM samples from 50 % to 800 %; 100 % (default) leaves them unchanged.
Source status	`source()`	Reports whether the active input is PDM, I²S, or none.
Shutdown	`end()`	Stops capture so another source can start.


The receiver slot is passed to `beginPDM()` and is not detected automatically. It must match the microphone channel: the UE0148 default (CH low) requires `I2S_PDM_SLOT_RIGHT`, while the library default is `I2S_PDM_SLOT_LEFT`. The PDM clock is generated by the host peripheral, so measure CLK with a logic analyzer to confirm the sensor mode in use.

Example sketches

- `AudioInputBasicRead`: captures PCM16 blocks from the UE0148 and prints the absolute peak of each block over the serial port (Section 5.2).
- `LegacySerialStream`: captures through the ESP32 I²S PDM driver directly and streams raw PCM16 over the serial port (experimental).
- The library's `examples/PDM` folder also provides `BasicRead`, `SerialPlotter`, `SerialStream`, `SerialSamples`, and `ComputerAudio` (Section 5.3).

3.7 Board Topology

The released topology drawing locates the microphone (MK1), regulator (U3), indicator LED (D1), edge connections (J1), four-position connector (J2), and solder options on the top and bottom sides of the board.




UE0148 PDM ICS-41350 top and bottom board topology.

3.8 Electrical Schematic

The complete V1.1 schematic, covering the microphone, power supply, connector, channel selection, and indicator circuits, appears in Section 9.4. Use the original schematic PDF to inspect small component and net labels at full resolution.

4 Connectors and Pinout

4.1 Pinout Diagram



4.2 Edge Connections

Board label	Direction	Function
GND	Power	Common ground
VIN	Input	Regulator input
VSYS	Power	System rail supplying the microphone
CLK	Input	PDM clock input
DATA	Output	PDM microphone data

Board label	Direction	Function
CH	Input	Connects to ICS-41350 SELECT through R5; low selects right, high selects left

4.3 Four-Position Connector

The V1.1 top artwork labels the connector signals, from top to bottom in the rendered view, as CLK, DATA, VSYS, and GND. J2 is a four-position, 1.0 mm-pitch right-angle connector. The board pinout shows signal order by physical position.

4.4 Solder Options

The bottom artwork identifies CH SELECTION L/R and LED ON ENABLE options. R3 pulls channel selection low, so the default channel is right. The assembled solder bridges determine channel selection and LED operation.

5 Board Operation

This example uses the DevLab_AudioInput library to convert PDM input to signed 16-bit mono PCM on an ESP32-S3. The library supports ESP32-S3 hardware capture and compiles for RP2040/RP2350. The ESP32-C6 lacks the PDM-to-PCM peripheral used by the library's `read()` path.

5.1 Wiring and First Power-Up


The connection uses a clear acoustic port, a common ground, and a supply that follows the module power circuit. The board revision and solder options determine the effective channel selection. The sensor VDD range describes the microphone pin rather than the module `VIN` input.

UE0148 signal	Example ESP32-S3 pin	Direction
`CLK`	GPIO2	Host PDM clock output
`DATA`	GPIO3	Host PDM data input
`CH`	Board default low	Right channel
`GND`	GND	Common ground
`VIN` or `VSYS`	Supply matching the board power circuit	Board power

The UE0148 circuit pulls `CH` low and selects the right PDM channel by default. If the assembled board selects left, the sketch uses `I2S_PDM_SLOT_LEFT`. The GPIO numbers identify host pins; the four-position connector carries `CLK`, `DATA`, `VSYS`, and `GND`.

5.2 Arduino Library Example

The example requires the library in the Arduino sketchbook and an ESP32-S3 with Arduino-ESP32 3.x. Arduino Library Manager lists `DevLab_AudioInput`:



DevLab_AudioInput entry in Arduino Library Manager.

The complete AudioInputBasicRead sketch reports the absolute peak of each captured PCM16 block at 115200 baud:

```
#include <DevLab_AudioInput.h>
DevLab_AudioInput microphone;
int16_t samples[256];

void setup() {
  Serial.begin(115200);
  if (!microphone.beginPDM(GPIO_NUM_2, GPIO_NUM_3, 48000,
                           I2S_PDM_SLOT_RIGHT)) {
    Serial.println("PDM initialization failed");
    while (true) delay(1000);
  }
  delay(25);
}

void loop() {
  size_t count = microphone.read(samples, 256);
  if (count == 0) return;
  int32_t peak = 0;
  for (size_t i = 0; i < count; ++i) {
    int32_t value = samples[i];
    if (value < 0) value = -value;
    if (value > peak) peak = value;
  }
  Serial.println(peak);
}
```

The Serial Monitor displays the peak at 115200 baud. The peak changes with sound level and represents digital PCM amplitude. A logic analyzer shows the actual PDM clock frequency and its corresponding sensor mode.


5.3 Other Capture Examples and Checks

The library's `examples/PDM` folder also provides `SerialPlotter`, `SerialStream`, `SerialSamples`, and `ComputerAudio`. Its stock examples use the library's default left slot; the UE0148 default uses `I2S_PDM_SLOT_RIGHT`. The existing LegacySerialStream sketch uses the ESP-IDF driver directly and selects the board's drawn right slot. It is retained as an experimental legacy sketch.

If initialization fails, the host configuration checks PDM-to-PCM support, the Arduino core version, and GPIO availability. If captured samples remain near zero, the signal check covers power, clock, DATA, and the receiver slot relative to CH. If samples clip or show noise, the check covers the supply, clock waveform, acoustic port, and host gain.


6 Mechanical Information

6.1 Top View



UE0148 PDM microphone top view.


6.2 Bottom View



UE0148 PDM microphone bottom view.

The bottom acoustic opening remains clear of adhesive, debris, and enclosure features.

6.3 Board Dimensions



UE0148 PDM microphone dimension drawing.

The labeled drawing provides the board dimensions for mechanical layout. The physical assembly determines connector clearance and manufacturing tolerances.

7 Company Information

Item	Information
Company	UNIT Electronics
Website	https://uelectronics.com/
Address	Salvador 19, Cuauhtémoc, 06000 Mexico City, CDMX, Mexico

The repository in Section 8 provides the current product documentation.

8 Reference Documentation

Reference	Location
Repository	UNIT-Electronics-MX/ unit_devlab_pdm_ics_41350_mems_microphone
Hardware notes	Hardware README
Pinout PDFs	English · Spanish
Pinout images	English PNG · Spanish PNG
Microphone datasheet	TDK InvenSense ICS-41350
Local sensor datasheet	DS-000047 rev. 1.1
Module schematic	UE0148 schematic
Capture library	DevLab_AudioInput
Module block diagram	UE0148 block diagram
Library-based example	UE0148 AudioInputBasicRead
Top view	3D board view
Bottom view	3D board view
CAD model	STEP

The local microphone source is TDK InvenSense document DS-000047, revision 1.1, dated 2016-06-23. The sensor characteristics in this reference follow that datasheet. The module connections follow the UE0148 schematic and pinout, and the visible labels follow the V1.1 board artwork.

9 Appendix

9.1 Technical Basis

This product reference follows the V1.1 board artwork for visible signal labels, the UE0148 schematic for circuit connections, and TDK InvenSense datasheet DS-000047 revision 1.1 for ICS-41350 characteristics.

9.2 Document Scope


- Section 2 lists the ICS-41350 sensor characteristics and the module's nominal regulated voltage.
- Sections 3 and 4 describe the signal path, power circuit, and board connections.
- Section 5 shows an ESP32-S3 capture example using the DevLab_AudioInput library.
- Section 6 shows the board views and dimension drawing.
- Section 9.4 presents the complete UE0148 board schematic.

9.3 Document Control

Field	Value
Product	DevLab PDM ICS-41350 MEMS Microphone
Manufacturer part number	UE0148
Hardware artwork covered	V1.1
Product-reference revision	0.1.0
Publication date	2026-08-03
Firmware example	ESP32-S3 PDM capture in Section 5

9.4 Board Schematic

The UE0148 schematic shows the microphone, power supply, connector, channel selection, and indicator circuits.



UE0148 PDM ICS-41350 board schematic.