6809/6309 Assembly and Mnemonic Information Compiled and edited by Chris Lomont, www.lomont.org. Version 1.1 April 2007

* denotes 6309 only instruction, ~/~ is cycle counts on 6809/6309, # is bytes, ~ and # can be increased by addressing and other factors, see throughout ! prefix opcode with 10, @ prefix opcode with 11, e.g., !8B is opcode 10 8B CCodes condition codes (6809 only for now): * affected, - not, ? indeterminate I is interrupt flag: E = bit 7, F=FIRQ bit6, I IRQ bit 4, notes later Indexed and Extended cycle counts and byte length modified by mode

Mnem	I	mmed.		D	irect		 :	Indexe	i	Ex	tende	:d	In	heren	t	CCodes
 	OP	~/~	#	OP	~/~	+	OP	~/~	#	OP	~/~	#	OP	~/~	#	53210 IHNZVC
ABX ADCA ADCB *ADCD	 89 C9 !89	2 2 5/4	2 2 4	99 D9 !99	4/3 4/3 7/5	2 2 3	E9	4+ 4+ 7+/6+	2+ 2+ 3+	 B9 F9 !B9	5/4 5/3 8/6	3 3 4	 3A 	3/1	1	 -**** -****
ADDA ADDB ADDD ADDD ADDE ADDF ADDF ADDW	8B CB C3 @8B @CB !8B	2 2 4/3 3 3 5/4	3	DB D3 @9B	4/3 4/3 6/4 5/4 5/4 7/5	2 2 3 3	E3 @AB @EB	4+ 4+ 6+/5+ 5+ 5+ 7+/6+	3+	FB F3 @BB @FB	5/4 5/4 7/5 6/5 6/5 8/6	3 3 3 4 4 4				-**** -**** -****
*AIM				02	6	3	62	7+	3+	72	7	4				
ANDA ANDB ANDCC	84 C4 1C	2 2 3	2 2 2	94 D4	4/3 4/3	2 2	E4	4+ 4+	2 2	B4 F4	5/4	3				**0- **0- ?????1
*ANDD ASLA ASLB *ASLD ASL	!84 + 	5/4 	4	194	7/5 6/5		!A4 68	7+/6+ 6+		!B4 78	8/6 7/6	3	48 58 !48	2/1 2/1 3/2	1 1 2	***
ASRA ASRB *ASRD ASR	+ 			07	6/6	2	+ 67	6+	2+	+ 77	7/6	3	+ 47 57 !47	2/1 2/1 3/2	1 1 2	!
 BITA BITB *BITD *BITMD	+ 85 C5 !85 @3C	2 2 2 5/4 4	2 2 4 3	95 D5 !95	4/3 4/3 7/5	2 2 2 3	E5	4+ 4+ 7+/6+	2+ 2+ 3+	F5	5/4 5/4 8/6	3 3 4	+ 			**0- **0-
CLRA CLRB *CLRD *CLRE *CLRE *CLRF *CLRF	 			0F	6/5	2	 	6+	2+	 7F	7/6	3	4F 5F !4F @4F @5F !5F	2/1 2/1 3/2 3/2 3/2 3/2 3/2	1 1 2 2 2 2	0100 0100 0100
CMPA CMPB CMPD *CMPE *CMPF CMPS CMPU *CMPW CMPX CMPY	81 C1 !83 @81 @C1 @8C @83 !81 8C	2 5/4 3 3 5/4 5/4 5/4 4/3 5/4	3	@91 @D1 @9C	4/3 4/3 7/5 5/4 5/4 7/5 7/5 7/5 6/4 7/5	3 3 3 3 2	E1 ! A3 @A1 @E1 @AC @A3 ! A1 AC	4+ 4+ 7+/6+ 5+ 7+/6+ 7+/6+ 7+/6+ 7+/6+	3+ 3+ 3+ 3+ 3+ 2+	F1 !B3 @B1 @F1 @BC @B3 !B1 BC	5/4 5/4 8/6 6/5 6/5 8/6 8/6 8/6 7/5	3 3 4 4 4 4 4 4 4 4				

Mnem	I	mmed.		1	Direct		:	Indexe	d	Ez	ktende	d	In	heren	ıt	CCodes
	OP	~/~	#	OP	~/~	+	OP	~/~	#	OP	~/~	#	OP	~/~	#	IHNZVC
COMA COMB COMB COME COME COMF COMF COM				03	6/5	2	63	6+	2+	 73	7/6	3	43 53 ! 43 @43 @53 ! 53	2/1 2/1 3/2 3/2 3/2 3/2 3/2	1 1 2 2 2 2	
CWAI	+ 3C	22/20	2	+ !			 			+ !			+ 			E?????
DAA	+ +									 			19	2/1	1	***
DECA DECB *DECD *DECE *DECF *DECW DEC				 0A	6/5	2	6A	6+	2+	 7A	7/6	3	4A 5A !4A @4A @5A !5A	2/1 2/1 3/2 3/2 3/2 3/2 3/2	1 1 2 2 2 2	***- ***-
*DIVD *DIVQ	@8D @8E	25 34			27/26 36/35					!	28/27 37/36		 			
 *EIM 	 +			 05	6	3	65	7+	3+	75 +	7	4	 			
EORA EORB *EORD	88 C8 !88	2 2 5/4	2 2 4	98 D8	4/3 4/3 7/5	2	!	4+ 4+ 7+/6+	2+ 2+ 3+	F8	5/4 5/4 8/6	3 3 4				**0- **0-
EXG	+ 1E	8/5	2	+ 						+ 			+ 			
INCA INCB *INCD *INCE *INCF *INCW INC	† 			 	6/5	2	 	6+	2+	 7C	7/6	3	4C 5C !4C @4C @5C !5C	2/1 2/1 3/2 3/2 3/2 3/2 3/2	1 1 2 2 2 2	
JMP	+ 			 0E	3/2	2	 6E	3+	2+	+ 7E	4/3	3	+ 			
JSR	+ 			9D	7/6	2	AD	7+/6+	2+	BD	8/7	3				
LDA LDB LDD LDD *LDE *LDF *LDF	86 C6 CC @86 @C6	2 2 3 3 3 5	2 2 3 3 3 5	96 D6 DC @96 @D6	4/3 4/3 5/4 5/4 5/4 8/7	2 2 2 3 3	E6 EC @A6 @E6	4+ 4+ 5+ 5+ 5+ 8+	2+ 2+ 2+ 3+ 3+ 3+	B6 F6 FC @B6 @F6	5/4 5/4 6/5 6/5 6/5 9/8	3 3 3 4 4		_ 		**0- **0- **0-
LDS LDU *LDW LDX LDY *LDMD	! CE CE ! 86 8E ! 8E @3D	3 4 3 4 3 4 5	4 3 4 3 4 3	DE DE 96 9E 9E	6/5 5/4 6/5 5/4 6/5	3 2	!EE EE !A6 AE !AE	6+ 5+ 6+ 5+ 6+	3+ 2+ 3+ 2+ 3+	. F	7/6 6/5 7/6 6/5 7/6	4 3 4 3 4				**0- **0- **0-
LEAS LEAU LEAX LEAY	+ 			+ 			32 33 30 31	4+ 4+ 4+ 4+	2+ 2+ 2+ 2+ 2+	+ 			+			+ i i i

Mnem]	Immed.		I	Direct		:	Indexe	d	E2	ktende	d	l Ir	heren	t	CCodes
 	OP	~/~	#	OP	~/~	+	OP	~/~	#	OP	~/~	#	OP	~/~	#	IHNZVC
LSLA/LSI	LB/LS	SLD/LS	L	Same	e as A	SL										0***
LSRA LSRB *LSRD *LSRW LSR				04	6/5	2	64	6+	2+	 74	7/6	3	44 54 !44 !54	2/1 3/2	1 2	ı
 MUL *MULD	+ @8F	28	4	+ @9F	30/29	3	+ @AF	30+	3+	+ @BF	31/30	4		11/10	1	+ *-*
NEGA NEGB *NEGD NEG				00	6/5	2	60	6+	2+	70	7/6	3	40 50 !40	2/1	1 2	-?*** -?***
NOP	+ !			+ !			+ !			+ 			12	2/1	1	
 *OIM 	+ !			+ 01	6	3	+ 61	7+	3+	+ 71	7	4	+ 			+
ORA ORB ORCC	8A CA 1A		2	DA		2	EA		2	FA	5/4	3 3				?????? **0- **0-
	!8A +			: 9A +			: AA +		3+ 	: BA +			 			 +
PSHS PSHU PSHSW PSHUW	36	5+/4+ 5+/4+ 6 6	2	 			 			 						
PULS PULU PULSW PULUW	37	5+/4+ 5+/4+ 6 6	2	:			 			 						 ???????
ROLA ROLB *ROLD *ROLW ROL	+ 			09	6/5	2	69	6+	2+	 79	7/6	3	49 59 !49 !59	2/1 2/1 3/2 3/2	_	!
RORA RORB *RORD *RORW ROR	+ 			+ 06	6/5	2	+ 66	6+	2+	+ 76	7/6	3	+ 46 56 !46 !56	2/1 2/1 3/2 3/2	1 1 2 2	 *** ***
 RTI 	+ 			+ 			+ 			+ 			+ 3B 	6/17 15/17	1	+ _*****
 RTS	+ !			+ !			+ !			+ 		+	+ 39	5/4	1	
SBCA SBCB SBCD	+ 82 C2 !82	2 2 5/4		D2	4/3 4/3 7/5	2	+ A2 E2 !A2		2+	+ B2 F2 !B2	5/4 5/2 8/6	3 4	+ 			+ **** ***
 SEX *SEXW	+ 			+ 						+ 			1D 14		1 1	+ **

Mnem		I	mmed.		D	irect		:	Indexe	d	Ex	tende	ed	Ir	heren	t	CCodes
		OP	~/~	#	OP	~/~	+	OP	~/~	#	OP	~/~	#	OP	~/~	#	53210 IHNZVC
STA		 			+ 97	4/3	2	1	4+	2+	+ в7	5/4	3	 			**0-
STB					D7	4/3	2	E7	4+	2+	F7	5/4	3				**0-
STD					DD	5/4	2	ED	5+	2+	FD	6/5	3				**0-
*STE					@97	5/4	3		5+	3+	@B7	6/5	4				
*STF					@D7	5/4	3	@E7	5+	3+	@F7	6/5	4	İ			
*STQ					!DD	8/7	3	!ED	8+	3+	!FD	9/8	4				
*STS					!DF	6/5		!EF	6+	3+	!FF	7/6	4				440
STU					DF	5/4	2	EF	5+	2+	FF	6/5	3				**0-
*STW					!97	6/5		!A7	6+		!B7	7/6	4	İ			 **0-
STX					9F	5/4	2	!	5+	2+	BF	6/5	3				
STY					!9F	6/5	3	!AF	6+	3+	!BF	7/6	4				**0-
SUBA		80	2	2	 90	4/3	2	A0	4+	2+	 во	5/4	3	 			***
SUBB		C0	2	2	D0	4/3	2	1	4+	2+	B0	5/4	3	 			
SUBD		83	4/3	3	93	$\frac{4}{6}$		A3			!	7/5	3	<u> </u>			* * * * * * * *
*SUBE		03 @80	3	3		5/4	3		5+	3+	!	6/5	4				
*SUBF		@C0	3	3	@D0	5/4	3	@E0	5+	3+		6/5	4	l I			
*SUBW		!80	5/4		190	7/5		1	7+/6+			8/6	4				
	+	 			• > 0 +			•110 						 			
SWI	ĺ				İ						İ			3F	19/21	1	1
SWI2					i						i			ı	20/22		
SWI3					! 			l I			İ			!	20/22		!
	-	ı ⊦			ı +			ı ⊦			ı +−−−						-
SYNC											<u> </u>			13	2+/1+	1	
TFR	1	1F	6/4	2	İ						i						
 *TIM	4	+ 			+ 0B	6	3	 6в	7+	3+	+ 7B	5	4	+ 			
	+				+			+			+			+			+
TSTA														4D	2/1	1	
TSTB														5D	2/1	1	**0-
*TSTD														!4D	3/2	2	
*TSTE														@4D	3/2	2	
*TSTF														@5D	3/2	2	
*TSTW							_			_			_	!5D	3/2	2	
TST					0D	6/4	2	6D	6+/5+	2+	'/D	7/5	3				**0-

Mnem	D	irect		7 6
 	 OP +	~/~	#	 Bits 00
*BAND	@30	7/6	4	01
*BIAND	@31	7/6	4	Bits
*BOR	@32	7/6	4	Bits
*BIOR	@33	7/6	4	
*BEOR	@34	7/6	4	Source/
*BIEOR	@35	7/6	4	0 - 0
*LDBT	@36	7/6	4	1 - 0
*STBT	@37	8/7	4	

7 6 5 4 3 2 1 0
Bits 7 and 6: Register 00 - CC 10 - B
01 - A 11 - Unused
Bits 5, 4 and 3: Source Bit Bits 2, 1 and 0: Destination bit
Source/Destination Bit in binary form:
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

Both the source and destination bit portions of the post-byte are looked at by the 6309 as the actual bit NUMBER to transfer/store. Use the binary equivalent of the numbers (0 thru 7) and position them into the bit area of the post byte. Ex: BAND A,1,3,240.

Branch Instructions

Mnem		Mnem		Description	Condition	Notes
	OP		OP			1 1
			+		+	+
BCC	24	LBCC	!24	Carry Clear	!C	M,U,4
BCS	25	LBCS	! 25	Carry Set	C	M,U,5
BEQ	27	LBEQ	! 27	Equal	Z	M,S,U
BGE	2C	LBGE	! 2C	Greater Or Equal	N*V + !N*!V	S
BGT	2E	LBGT	! 2E	Greater Than	N*V*!Z + !N*!V*!Z	S
BHI	22	LBHI	! 22	Higher	!C*!Z	U
BHS	2F	LBHS	!2F	Higher Or Same	!C	U,4
BLE	2F	LBLE	!2F	Less Than Or Equal	Z + N*!V + !N*V	S
BLO	25	LBLO	! 25	Lower	С	U,5
BLS	23	LBLS	! 23	Lower Or Same	C + Z	U
BLT	2D	LBLT	! 2D	Less Than	N*!V + !N*V	S
BMI	2B	LBMI	! 2B	Minus (Negative)	N	M
BNE	26	LBNE	!26	Not Equal	! Z	M,S,U
BPL	2A	LBPL	! 2A	Plus (Positive)	! N	M
BRA	20	LBRA	16	Always	1	0,2
BRN	21	LBRN	!21	Never	0	0
BSR	8D	LBSR	17	Subroutine	1	0,3
BVC	28	LBVC	!28	Overflow Clear	!∨	M,S
BVS	29	LBVS	!29	Overflow Set	V	M,S

Short branches (column 1,2) have a signed byte destination [-128,127] range. L prefixed long branches (column 3,4) have a signed word [-32768,32767] range. Condition codes are untouched by branches.

Notes:

- 1 Except notes 2,3, generic branch 6809/6309 cycles and byte lengths are in the table ->
- 2 BRA and LBRA cycles in table ->
- 3 BSR and LBSR cycles in table ->
- 4 (L)BHS and (L)BCC are the same
- 5 (L)BCS and (L)BLO are the same S Signed
- U Unsigned
- ${\tt M}$ ${\tt siMple}$ tests single condition code.
- O other

Mnem	Immed	•
	~/~	#
	+	
B??	3	2
LB??	! 5/6	4
BRA	3	2
LBRA	5/4	3
BSR	7/6	2
LBSR	9/7	3

Register Descriptions, * Indicates new registers in 6309 CPU.

<pre>X - 16 bit index register Y - 16 bit index register U - 16 bit user-stack pointer S - 16 bit system-stack pointer</pre>	PC - 16 bit program counter register *V - 16 bit variable register *0 - 8/16 bit zero register V and 0 only inter-register instrcts
A - 8 bit accumulator B - 8 bit accumulator *E - 8 bit accumulator *F - 8 bit accumulator D - 16 bit concatenated reg.(A B) *W - 16 bit concatenated reg.(E F) *Q - 32 bit concatenated reg.(D W) *MD - 8 bit mode/error register CC - 8 bit condition code register DP - 8 bit direct page register	Accumulator structure map: A B E F D W Q 31 24 15 8 0 bit

Note: The 6309 is static, so the V register is saved across powerups! Others?

Inter-Register Instructions

Forms	Re	gister	2
	OP	~/~	+
·	+		
R0,R1	!31	4	3
R0,R1	!30	4	3
R0,R1	!34	4	3
R0,R1	!37	4	3
R0,R1	!36	4	3
R0,R1	1E	8/5	2
R0,R1	!35	4	3
R0,R1	!33	4	3
R0,R1	!32	4	3
R0,R1	1F	6/4	2
R0+,R1+	@38	6+3n	3
R0-,R1-	@39	6+3n	3
R0+,R1	@3A	6+3n	3
R0,R1+	@3B	6+3n	3
	R0,R1 R0,R1 R0,R1 R0,R1 R0,R1 R0,R1 R0,R1 R0,R1 R0,R1 R0,R1 R0,R1 R0,R1 R0+,R1+ R0-,R1- R0+,R1-	R0,R1 !31 R0,R1 !30 R0,R1 !34 R0,R1 !37 R0,R1 !36 R0,R1 !E R0,R1 !35 R0,R1 !35 R0,R1 !33 R0,R1 !32 R0,R1 !52 R0,R1 1F R0+,R1+ @38 R0-,R1- @39 R0+,R1 @3A	R0,R1 !31 4 R0,R1 !30 4 R0,R1 !34 4 R0,R1 !37 4 R0,R1 !36 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !35 4 R0,R1 !36 4 R0,R1 !37 4 R0,R1 !38 6 R0,R1 !38 6 R0+,R1 @38 6 R0+,R1

SOURCE	DESTINATION
İ	_
HI NIBBLE	LOW NIBBLE

Register Field (source or destination)

0000	_	D (A:B)	1000	_	A
0001	-	X	1001	-	В
0010	-	Y	1010	-	CCR
0011	-	U	1011	-	DPR
0100	-	S	1100	-	0
0101	-	PC	1101	-	0
0110	-	W	1110	-	E
0111	_	V	1111	_	F

TFM is Transfer Memory: repeats W times, decrementing W, changing Ri as asked. n in cycles is number of bytes moved.


Illegal to use CC, DP, W, V, O, or PC as source or destination register.

The results of all Inter-Register operations are passed into R1 with the exception of EXG which exchanges the values of registers and the TFR block transfers. The register field codes %1100 and %1101 are both zero registers. They can be used as source or destination.

Logical Memory Operations
AND, EOR, OR, TEST Immediate to memory: instr, post byte, operand

· #
į
İ
İ
~

Push/Pull Post byte



All 2 byte registers are pushed low byte, then high byte. Stack grows down. The PSH(s,u) and A PUL(s,u) instructions require B one additional cycle for each DP byte pushed or pulled. A+B=D, X E+F=W, W+D=Q, pushes low then Y high order. In 6309 mode S/U interrupt stores 2 more bytes PC (E,F) on stack, and pops on RTI.

Push order --> PC, U/S, Y, X, DP, *F, *E/*W, B/D/*Q, A, CC <-- Pull order On IRQ, all regs pushed. On 6309 mode, *W pushed after DP, before D. FIRQ pushes only CC by default. On 6309 mode with FIRQ operating as IRQ, pushes W also. PS(U/S)W PUL(U/S)W saves/loads the W register.

		Inc	dexed			Exte	nded	
Type	Forms	Asm form	+/+	 #	PostByte OP code	 Asm form	+ ~	+ #
Constant offset from	No offset 5 bit offset 8 bit offset	,R n,R n,R	0 1 1	0 0 1	1rrY0100 0rrnnnn 1rrY1000		 3 4	0 1
register R	16 bit offset	n,R	4/3	2	1rrY1001	[n,R]	7	2
Accumulator offset	A - Register B - Register	A,R B,R	1 1 1	0	 1rrY0110 1rrY0101	 [A,R] [B,R]	 4 4	0
from R (2's complement	E - Register F - Register	E,R F,R	1 1	0	*1rrY0111 *1rrY1010	[E,R] [E,R] [F,R]	1 1 1	0
offset)	D - Register W - Register	D,R W,R	4/2	0	1rrY1011 *1rrY1110	[D,R] [W,R]	4	0
Auto increment and decrement of register R	Increment 1 Increment 2 Decrement 1 Decrement 2	,R+ ,R++ ,-R ,R	2/1 3/2 2/1 3/2	0 0 0	1rrY0000 1rrY0001 1rrY0010 1rrY0011	 [,R++] [,R]	 6 6	 0 0
2's complement offset from PC	8 bit offset 16 bit offset	n,PC n,PC	 1 5/3	 1 2	1xxY1100 1xxY1101	[n,PC]	 4 8	+ 1 2
Indirect	16 bit address		+ 		10011111	 [n]	+ 5	2
Rel to W 2's comp AutoIncr W AutoDecr W	No Offset 16 bit offset Increment 2 Decrement 2	,W n,W ,W++	0 5/2 3/1 3/1	0 2 0 0	 *100ZZZZZ *101ZZZZZ *110ZZZZZ *111ZZZZZ	 [,W] [n,W] [,W++] [,W]	+ 0 5 3 3	+ 0 2 0 0

* 6309 only. rr: 00 = X, 01 = Y, 10 = U 11 = S. xx: Doesn't care, leave 0. Mode: Y = 0 index, Y = 1 extend; ZZZZZ = 01111 index, ZZZZZ = 10000 extend. + and + indicates the additional number of cycles and bytes for the variation. -

```
MD register: works like the CC register.
Bits 0,1 write only, bits 6,7 read only.
Bit 0: Emulation mode: if 0, 6809 emulation mode, if 1, 6309 native mode
Bit 1: FIRQ Mode : if 0, FIRQ as normal 6809, if 1, FIRQ operate as IRQ
Bits 2-5 unused.
Bit 6: Set to 1 if illegal instruction occurred
Bit 7: Set to 1 if divide by 0 occurred
FIRQ saves only CC, unless in IRQ mode, then all registers in push order saved
```

```
6309/6809 Instructions (by opcode grid, transposed): (*prefix means 6309 only)
All unused opcodes are both undefined and illegal
                    5x 6x 7x 8x
                                  9x
L\H 0x 1x
         2x \quad 3x \quad 4x
                                      Ax
                                           Вx
                                               Cx
                                                   Dx
                                                       Ex
                                                           Fx
x1 *OIM pref BRN LEAY
                       *OIM*OIM CMPA CMPA CMPA CMPA CMPB CMPB CMPB
x2 *AIM NOP BHI LEAS
                       *AIM*AIM SBCA SBCA SBCA SBCB SBCB SBCB SBCB
  COM SYNC BLS LEAU COM COM COM COM SUBD SUBD SUBD SUBD ADDD ADDD ADDD ADDD
  \times 4
x5 *EIM
          BCS PULS
                       *EIM*EIM BITA BITA BITA BITB BITB BITB BITB
x6 ROR LBRA BNE PSHU ROR ROR ROR ROR LDA LDA LDA LDB LDB LDB LDB
                                  STA STA STA
x7
  ASR LBSR BEQ PULU ASR ASR ASR ASR
                                                  STB STB
                                                          STB
          BVC
                 ASL ASL ASL EORA EORA EORA EORA EORB EORB EORB
x8
   ASL
   ROL DAA BVS RTS
                 x9
  DEC ORCC BPL ABX DEC DEC DEC DEC ORA ORA ORA ORA ORB ORB ORB
хA
xB *TIM
          BMI RTI
                       *TIM*TIM ADDA ADDA ADDA ADDA ADDB ADDB ADDB
xC
  INC ANDC BGE CWAI INC INC INC CMPX CMPX CMPX CMPX LDD
                                                 LDD LDD
                 TST TST TST TST BSR
                                  JSR JSR
                                          JSR
xD
   TST SEX
          BLT MUL
                                              STD
                                                  STD
                                                      STD
                                                          STD
хE
  JMP EXG
          BGT
                        JMP JMP LDX
                                  LDX
                                      LDX
                                          LDX
                                              LDU
                                                  LDU
                                                      LDU
                                                          LDU
xF CLR TFR BLE SWI
                 CLR CLR CLR CLR
                                  STX STX
                                          STX
                                                  STU
                                                          STU
                                                      STU
NOTES:
                  Α
                    В
                       i
                                   d
                                       i
                                                   d
                                                       d
                                           е
opcodes prefixed by 10
```

opcodes p		-												
$L\H 0x 1x$	2x	3x	4x	5x	бх	7x	8x	9x	Ax	Bx	Cx	Dx	Ex	Fx
x0	LBRA	*ADDR	*NEGD				*SUBW	*SUBW	*SUBW	*SUBW				
x1	LBRN	*ADCR					*CMPW	*CMPW	*CMPW	*CMPW				
x2	LBHI	*SUBR					*SBCD	*SBCD	*SBCD	*SBCD				
x3	LBLS	*SBCR	*COMD	*COMV	۸Ī		CMPD	CMPD	CMPD	CMPD				
x4	LBHS	*ANDR	*LSRD	*LSRV	Ñ		*ANDD	*ANDD	*ANDD	*ANDD				
x5	LBLO	*ORR					*BITD	*BITD	*BITD	*BITD				
хб	LBNE	*EORR	*RORD	*RORV	۸Ī		*LDW	*LDW	*LDW	*LDW				
x 7	LBEQ	*CMPR	*ASRD					*STW	*STW	*STW				
x8	LBVC	*PSHSW	*ASLD				*EORD	*EORD	*EORD	*EORD				
x9	LBVS	*PULSW	*ROLD	*ROLV	۸Ī		*ADCD	*ADCD	*ADCD	*ADCD				
xA	LBPL	*PSHUW	*DECD	*DECV	۸Ī		*ORD	*ORD	*ORD	*ORD				
xВ	LBMI	*PULUW					*ADDW	*ADDW	*ADDW	*ADDW	,	*LDQ		
хC	LBGE		*INCD	*INCV	۸Ī		CMPY	CMPY	CMPY	CMPY	,	*STQ		
хD	LBLT		*TSTD	*TSTV	۸Ī						LDS	LDS	LDS	LDS
хE	LBGT						LDY	LDY	LDY	LDY		STS	STS	STS
xF	LBLE	SWI2	*CLRD	*CLRV	۸Ī			STY	STY	STY				
NOTES:			h	h			m	d	i	е	m	d	i	е

opcodes prefi	ixed by	11											
L\H 0x 1x 2x	_	4x	5x	бх	7x	8x	9x	Ax	Bx	Cx	Dx	Ex	Fx
x0	*BAND					*SUBE	*SUBE	*SUBE	*SUBE	*SUBF	'*SUBF	*SUBF	*SUBF
x1	*BIAND	1				*CMPE	*CMPE	*CMPE	*CMPE	*CMPF	*CMPF	*CMPF	*CMPF
x2	*BOR												
x3	*BIOR	*COME	*COM	?		CMPU	CMPU	CMPU	J CMPU				
x4	*BEOR												
x5	*BIEOR												
хб	*LDBT					*LDE	*LDE	*LDE	*LDE	*LDF	*LDF	*LDF	*LDF
x 7	*STBT						*STE	*STE	*STE				
x8	*TFM												
x9	*TFM												
xA	*TFM	*DECE	*DEC	7									
xВ	*TFM					*ADDE	*ADDE	*ADDE	*ADDE	*ADDF	'*ADDF	*ADDF	*ADDF
xC	*BITMD	*INCE	*INC	7		CMPS	CMPS	CMPS	CMPS				
хD	*LDMD	*TSTE	*TST	7		*DIVD	*DIVD	*DIVI	*DIVD				
хE						*DIVQ	*DIVQ	*DIVQ	QVID*Q				
xF	SWI2	*CLRE	*CLRI	7		*MULD	*MULD	*MULI	*MULD				
NOTES:						m	d	i	е	m	d	i	е

Notes:

```
A - operate on register A \phantom{a} e - extended addressing m - immediate addressing B - operate on register B \phantom{a} h - inherent addressing
```

d - direct addressing i - indexed addressing

	+	Description		+	Description +	·
ABX	ĺ	Add to Index Reg	X=X+B	LBcc nn	Long cond Branch	If cc LBRA
ADCa	s	Add with Carry	a=a+s+C	LBRA nn	Long Br. Always	PC=nn
ADCD		Add with Carry	D=D+s+C	LBSR nn	Long Br. Sub	-[S]=PC,LBRA
		add carry	r2=r2+r1+C		Load acc.	a=s
ADDa		Add	a=a+s		Load D acc.	D=s
ADDe		Add			Load e acc.	e=s
ADDD		Add to D acc.			Load Q acc.	Q=s
ADDR ANDa		Add registers Logical AND	r2=r2+r1 a=a&s		Load MD acc. Load S pointer	MD=s S=s
		Logic AND w CCR	CC=CC&s	!	Load U pointer	U=s
ANDD ANDD		Logical AND	D=D&s		Load index reg	i=s (Y ~s=7)
		Logical AND regs			Load Eff Address	
ASL		Arith Shift Left				d={C,d,0}<-
ASLa	i	Arith Shift Left	a=a*2	LSLa	Logical Shift L	a={C,a,0}<-
ASLD	j	Arith Shift Left	D=D*2	*LSLD	Logical Shift L	$D = \{C, D, 0\} < -$
ASR		Arith Shift Rght			Logical Shift R	$d=->\{d,0\}$
ASRa		Arith Shift Rght		LSRa		d=->{d,0}
ASRD		Arith Shift Rght		*LSRD	Logical Shift R	$D = - > \{W, 0\}$
BCC		Branch Carry Clr		*LSRW	Logical Shift R	$W=->\{W,0\}$
BCS		Branch Carry Set		MUL C	Multiply	D=A*B
BEQ BGE		Branch Equal Branch >=			Multiply Negate	Q=D*s d=-d
BGE BGT	. !	Branch >	If $Zv\{NxV\}=0$		Negate acc	a=-a
BHI		Branch Higher		*NEGD	Negate acc	D=-D
BHS		Branch Higher,=	If C=0	NOP	No Operation	
BITa		Bit Test acc	a&s	1	Logical incl OR	a=avs
BITD		Bit Test acc	D&s	ORCC n	Inclusive OR CC	CC=CCvn
BITMD) s	Bit Test acc	MD&s	*ORD s	Logical incl OR	D=Dvs
BLE	m	Branch <=	If $Zv\{NxV\}=1$		Logical incl OR	r1=r1vr2
BLO	. !	Branch Lower	If C=1	!	Psh reg(s)(!= S)	
BLS		Branch Lower,=	If CvZ=1		Psh reg(s)(!= U)	, ,
BLT		Branch <		*PSHSW	Psh reg W	-[S]=W
BMI		Branch Minus		*PSHUW	Psh reg W	-[U]=W
BNE BPL		Branch Not Equal Branch Plus	If N=0		Pul reg(s)(!= S) Pul reg(s)(!= U)	
BRA		Branch Always		*PULSW	Pul reg(S)(!= 0) Pul reg W	{r,}=[U]+ W=[S]+
BRN		Branch Never		*PULUW	Pul reg W	W=[U]+
BSR		Branch to Sub			Rotate Left	d={C,d}<-
BVC		Branch Over. Clr		ROLa	Rotate Left acc.	: :
BVS		Branch Over. Set		*ROLD	Rotate Left acc.	
CLR	d	Clear	d=0	*ROLW	Rotate Left acc.	$W = \{C, W\} < -$
CLRa		Clear acc.	a=0	!	Rotate Right	$d=->\{C,d\}$
CLRD		Clear acc.	D=0	RORa	Rotate Right acc	
CLRe		Clear acc.		*RORD	Rotate Right acc	
CMPa		Compare D agg		*RORW	Rotate Right acc	
CMPD CMPe		Compare D acc. Compare e acc.	D-s e-s	RTI RTS	Return from Int Return from Sub	{regs}=[S]+ PC=[S]+
		Compare regs	r1-r2		Sub with Carry	a=a-s-C
CMPS		Compare S ptr			Sub with Carry	D=D-s-C
CMPU		Compare U ptr			Sub with Carry	r1=r1-r2-C
CMPi		Compare	i-s (Y ~s=8)		Sign Extend	D=B extended
COM		Complement	, ,	*SEXW	Sign Extend	Q=W extended
COMa	İ	Complement acc.	a=~a	STa d	Store accumultor	d=a
COMD	j	Complement acc.	D=~D	1	Store Double acc	
COMe		Complement acc.			Store accumultor	
CWAI	n	AND CC, Wait int			Store accumultor	
DAA	,	Dec Adjust Acc.	A=BCD format	!	Store Stack ptr	S=a
DEC	αļ	Decrement	d=d-1		Store User ptr	U=a
DECa DECD		Decrement acc.	a=a-1		Store index reg Subtract	i=a (Y ~s=7)
DECD		Decrement acc. Decrement acc.	D=D-1 e=e-1	!	Subtract D acc.	a=a-s D=D-s
	ļ			*SUBP S	Subtract D acc.	e=e-s
	اج	Divide	D=D/S			
DIVD DIVQ		Divide Divide			Subtract regs	r1=r1-r2

*EORD s	Logical Excl OR	D=Dxs	SWI2	Software Int 2	SWI
*EORR rr	Logical Excl OR	r1= r1xr2	SWI3	Software Int 3	SWI
EXG rr	<pre>Exchg(same size)</pre>	r1<->r2	SYNC	Sync. to int	(min ~s=2)
INC d	Increment	d=d+1	*TFM tf	Block transfer	- special-
INCa	Increment acc.	a=a+1	TFR r,r	Transfer r1->r2	r2=r1
*INCD	Increment acc.	D=D+1	TST s	Test	s
*INCe	Increment acc.	e=e+1	TSTa	Test accumulator	a
JMP s	Jump	PC=EAs	TSTD	Test accumulator	D
JSR s	Jump to Sub	-[S]=PC,JMP	TSTe	Test accumulator	e

a			Acc A or B	***** Lege	nd - todo - do more ******
e			Acc E, F, or W (6309)	* prefix	6309 only instruction
d	s	EA	Dest/Src/effective addr.	m	Rel addr (-128 to +127)
i	р	r	X orY/X,Y,S,U/any reg	n nn	8/16-bit (0 to 255/65535)
rr			two registers r1,r2	tf	transfer registers and +-

Interrupt Vectors

	FFF0 to FFF1	Note 1	FFF8 to FFF9	IRQ vector
Reserved	FFF2 to FFF3	SWI3 vector	FFFA to FFFB	SWI vector
Addresses	FFF4 to FFF5	SWI2 vector	FFFC to FFFD	NMI vector
	FFF6 to FFF7	FIRQ vector	FFFE to FFFF	Reset vector

Note 1: Reserved in 6809. For 6309 mode, holds vector for divide by 0 error or illegal instruction error. Error can be read in 6309 register MD.

The Hitachi HD63B09EP (6309) microprocessor is a clone of the Motorola MC68B09E (6809) chip, with additional registers and instructions. Bit 0 of the 6309 only register MD determines which mode is on: 6809 emulation or 6309 native. 6309 often has faster instruction timings. When cycle counts are given for 6809/6309 for a 6309 only instruction, these are for emulation/native timings.

The Motorola 6809 was released circa 1979, and came in many flavors: 68A09, 68A09E, 68B09, 68B09E. The 68A09(E) ran at 1 MHz and 1.5 MHz, the 68B09(E) at 2 MHz. The 6809 had an internal clock generator needing only an external crystal, and the 6809E needed an external clock generator.

```
Some useful code ideas, based on [1]: (see [1] for more info)

1. Check if code on a 6309 or 6809:

LDB #255 , CLRD ; executes as a $10 (ignored) $4F (CLRA) on a 6809

TSTB , BEQ Is6309
```

2. Check if 6309 system is in native mode or to check 6309 FIRQ mode, use RTI with appropriate items on stack.

Document History

- April 2007 Version 1.1 extensive additions, minor corrections.
- July 2006 Version 1.0 initial release.

Sources

- [1] HD63B09EP Technical Reference Guide, [5] Notes by Paul D. Burgin
 - Chet Simpson, Alan DeKok [6] Notes by Sockmaster(John Kowalski)
- [2] Programming the 6809, Rodney Zaks, [7] The MC6809 Cookbook, Carl Warren, William Labiak, 1982 Sybex 1981.
- [3] Notes by Jonathan Bowen. [8] en.wikipedia.org/wiki/6809
- [4] Notes by Neil Franklin, 2004.11.01 [9] www.howell1964.freeserve.co.uk/