


# TPS7A20 300-mA, Ultra-Low-Noise, Low- $I_Q$ , High PSRR LDO

## 1 Features

- Low output voltage noise: 7  $\mu\text{V}_{\text{RMS}}$ 
  - No noise-bypass capacitor required
- High PSRR: 95 dB at 1 kHz
- Very low  $I_Q$ : 6.5  $\mu\text{A}$
- Input voltage range: 1.6 V to 6.0 V
- Output voltage range: 0.8 V to 5.5 V
- Output voltage tolerance:  $\pm 1.5\%$  (max)
- Very low dropout:
  - 140 mV (max) at 300 mA ( $V_{\text{OUT}} = 3.3 \text{ V}$ )
  - 145 mV (max) at 300 mA ( $V_{\text{OUT}} = 3.3 \text{ V, DBV}$ )
- Low inrush current
- Smart enable pulldown
- Stable with 1- $\mu\text{F}$  minimum ceramic output capacitor
- Packages:
  - 1-mm  $\times$  1-mm X2SON
  - 0.616-mm  $\times$  0.616-mm DSBGA
  - 2.90-mm  $\times$  1.60-mm SOT23-5

## 2 Applications

- Smartphones and tablets
- IP network cameras
- Portable medical equipment
- Smart meters and field transmitters
- Motor drives
- Wearables



**Simplified Schematic**

## 3 Description

The TPS7A20 is an ultra-small, low-dropout (LDO) linear regulator that can source 300 mA of output current. The TPS7A20 is designed to provide low noise, high PSRR, and excellent load and line transient performance that can meet the requirements of RF and other sensitive analog circuits. Using innovative design techniques, the TPS7A20 offers an ultra-low noise performance without the addition of a noise bypass capacitor. The TPS7A20 also provides the advantage of low quiescent current, which can be ideal for battery-powered applications. With an input voltage range of 1.6 V to 6.0 V and an output range of 0.8 V to 5.5 V, the TPS7A20 can be used for a wide variety of applications. The device uses a precision reference circuit to provide a maximum accuracy of 1.5% over load, line, and temperature variations.

The TPS7A20 features an internal soft-start to lower the inrush current, thus minimizing the input voltage drop during start up. The device is stable with small ceramic capacitors, allowing for a small overall solution size.

The TPS7A20 has a smart enable input circuit with an internally controlled pulldown resistor that keeps the LDO disabled even when the EN pin is left floating and helps eliminate the external components used to pulldown the EN pin.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS7A20	X2SON (4)	1.00 mm $\times$ 1.00 mm
	DSBGA (4)	0.616 mm $\times$ 0.616 mm
	SOT-23 (5)	2.90 mm $\times$ 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents


<b>1 Features.....</b>	<b>1</b>	<b>8 Application and Implementation.....</b>	<b>27</b>
<b>2 Applications.....</b>	<b>1</b>	8.1 Application Information.....	<b>27</b>
<b>3 Description.....</b>	<b>1</b>	8.2 Typical Application.....	<b>30</b>
<b>4 Revision History.....</b>	<b>2</b>	<b>9 Power Supply Recommendations.....</b>	<b>31</b>
<b>5 Pin Configuration and Functions.....</b>	<b>3</b>	<b>10 Layout.....</b>	<b>32</b>
<b>6 Specifications.....</b>	<b>5</b>	10.1 Layout Guidelines.....	<b>32</b>
6.1 Absolute Maximum Ratings.....	<b>5</b>	10.2 Layout Examples.....	<b>32</b>
6.2 ESD Ratings.....	<b>5</b>	<b>11 Device and Documentation Support.....</b>	<b>33</b>
6.3 Recommended Operating Conditions.....	<b>5</b>	11.1 Device Support.....	<b>33</b>
6.4 Thermal Information.....	<b>6</b>	11.2 Receiving Notification of Documentation Updates.....	<b>33</b>
6.5 Electrical Characteristics.....	<b>6</b>	11.3 Support Resources.....	<b>33</b>
6.6 Switching Characteristics.....	<b>7</b>	11.4 Trademarks.....	<b>33</b>
6.7 Typical Characteristics.....	<b>8</b>	11.5 Electrostatic Discharge Caution.....	<b>33</b>
<b>7 Detailed Description.....</b>	<b>23</b>	11.6 Glossary.....	<b>33</b>
7.1 Overview.....	<b>23</b>	<b>12 Mechanical, Packaging, and Orderable</b>	
7.2 Functional Block Diagram.....	<b>23</b>	<b>Information.....</b>	<b>33</b>
7.3 Feature Description.....	<b>24</b>	12.1 Mechanical Data.....	<b>34</b>
7.4 Device Functional Modes.....	<b>26</b>		

## 4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision F (April 2022) to Revision G (May 2022)</b>	<b>Page</b>
• Changed UVLO condition from rising to falling for YCJ and YCK packages.....	<b>6</b>
<hr/>	
<b>Changes from Revision E (December 2021) to Revision F (April 2022)</b>	<b>Page</b>
• Changed DSBGA dimensions from $0.603\text{ mm} \times 0.603\text{ mm}$ to $0.616\text{ mm} \times 0.616\text{ mm}$ in <i>Features and Description</i> sections.....	<b>1</b>

## 5 Pin Configuration and Functions



**Figure 5-1. YCJ and YCK Packages,  
4-Pin DSBGA (Top View)**



**Figure 5-2. YCJ and YCK Packages,  
4-Pin DSBGA (Bottom View)**

### Pin Functions: DSBGA

PIN		I/O	DESCRIPTION
NO.	NAME		
A1	IN	I	Input voltage supply. For best transient response and to minimize input impedance, use the nominal value or larger capacitor from IN to ground as listed in the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the IN and GND pins of the device as possible.
A2	OUT	O	Regulated output voltage. A low equivalent series resistance (ESR) capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the OUT and GND pins of the device as possible. An internal 150- $\Omega$ (typical) pulldown resistor prevents a charge from remaining on V <sub>OUT</sub> when the regulator is in shutdown mode ( $V_{EN} < V_{EN(LOW)}$ ).
B1	EN	I	Enable input. A low voltage ( $< V_{EN(LOW)}$ ) on this input turns the regulator off and discharges the output pin to GND. A high voltage ( $> V_{EN(HI)}$ ) on this pin enables the regulator output. This pin has an internal 500-k $\Omega$ pulldown resistor to hold the regulator off by default. When $V_{EN} > V_{EN(HI)}$ , the 500-k $\Omega$ pulldown is disconnected to reduce input current.
B2	GND	—	Common ground.




Figure 5-3. DQN Package, 4-Pin X2SON (Top View)




Figure 5-4. DBV Package, 5-Pin SOT-23 (Top View)

### Pin Functions: X2SON, SOT-23

PIN			I/O	DESCRIPTION
NAME	X2SON	SOT-23		
IN	4	1	I	Input voltage supply. For best transient response and to minimize input impedance, use the nominal value or larger capacitor from IN to ground as listed in the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the IN and GND pins of the device as possible.
OUT	1	5	O	Regulated output voltage. A low equivalent series resistance (ESR) capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger capacitor listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the OUT and GND pins of the device as possible. An internal 150- $\Omega$ (typical) pulldown resistor prevents a charge from remaining on $V_{OUT}$ when the regulator is in shutdown mode ( $V_{EN} < V_{EN(LOW)}$ ).
EN	3	3	I	Enable input. A low voltage ( $< V_{EN(LOW)}$ ) on this pin turns the regulator off and discharges the output pin to GND. A high voltage ( $> V_{EN(HI)}$ ) on this pin enables the regulator output. This pin has an internal 500-k $\Omega$ pulldown resistor to hold the regulator off by default. When $V_{EN} > V_{EN(HI)}$ , the 500-k $\Omega$ pulldown is disconnected to reduce input current.
GND	2	2	—	Common ground.
N/C	—	4	—	No internal electrical connection.
Thermal Pad	5	—	—	Thermal pad for the X2SON package. Connect this pad to GND or leave floating. Do not connect to any potential other than GND. Connect the thermal pad to a large-area ground plane for best thermal performance.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1) (3)</sup>

		MIN	MAX	UNIT
Voltage	V <sub>IN</sub>	-0.3	6.5	V
	V <sub>OUT</sub>	-0.3	6.5 or V <sub>IN</sub> + 0.3 <sup>(2)</sup>	
	V <sub>EN</sub>	-0.3	6.5	
Current	Maximum output <sup>(4)</sup>	Internally limited		A
Temperature	Operating junction, T <sub>J</sub>	-40	150	°C
	Storage, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The maximum value of V<sub>OUT</sub> is the lesser of 6.5 V or (V<sub>IN</sub> + 0.3 V).
- (3) All voltages are with respect to the GND pin.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safemanufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safemanufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input supply voltage	1.6	6.0	V	
V <sub>EN</sub>	Enable input voltage	0	6.0	V	
V <sub>OUT</sub>	Nominal output voltage range	0.8	5.5	V	
I <sub>OUT</sub>	Output current	0	300	mA	
C <sub>IN</sub>	Input capacitor <sup>(2)</sup>	1		μF	
C <sub>OUT</sub>	Output capacitor <sup>(3)</sup>	1	200	μF	
ESR	Output capacitor effective series resistance	100		mΩ	
T <sub>J</sub>	Operating junction temperature	-40	125	°C	

- (1) All voltages are with respect to GND.
- (2) An input capacitor is not required for LDO stability. However, an input capacitor with an effective value of 0.47 μF minimum is recommended to counteract the effect of source resistance and inductance, which may in some cases cause symptoms of system-level instability such as ringing or oscillation, especially in the presence of load transients.
- (3) Effective output capacitance of 0.47 μF minimum and 200 μF maximum is required for stability.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS7A20				UNIT
		DBV (SOT-23)	DQN (X2SON)	YCJ (DSBGA)	YCK (DSBGA)	
		5 PINS	4 PINS	4 PINS	4 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	187.1	166.1	199.6	201.4	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	85.5	103.6	2.8	2.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	54.4	110.6	67.5	69.3	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	27.1	3.0	1.4	1.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	54.1	103.3	67.4	69.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	98.8	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

at operating temperature range ( $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ),  $V_{\text{IN}} = V_{\text{OUT(NOM)}} + 0.3 \text{ V}$  or  $1.6\text{V}$ , whichever is greater,  $V_{\text{EN}} = 1.0 \text{ V}$ ,  $I_{\text{OUT}} = 1 \text{ mA}$ ,  $C_{\text{IN}} = 1 \mu\text{F}$ ,  $C_{\text{OUT}} = 1 \mu\text{F}$  (unless otherwise noted); all typical values are at  $T_J = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{\text{OUT}}$	Output voltage tolerance	$V_{\text{IN}} = (V_{\text{OUT(NOM)}} + 0.3 \text{ V})$ to $6.0 \text{ V}$ , $I_{\text{OUT}} = 1 \text{ mA}$ to $300 \text{ mA}$ , $V_{\text{OUT}} \geq 1.85 \text{ V}$ (DQN, YCJ, YCK packages)	-1.5		1.5	%
		$V_{\text{IN}} = (V_{\text{OUT(NOM)}} + 0.3 \text{ V})$ to $6.0 \text{ V}$ , $I_{\text{OUT}} = 1 \text{ mA}$ to $300 \text{ mA}$ , $V_{\text{OUT}} \geq 2.8 \text{ V}$ (DBV package)	-1.5		1.5	
		$V_{\text{IN}} = (V_{\text{OUT(NOM)}} + 0.5 \text{ V})$ to $6.0 \text{ V}$ , $I_{\text{OUT}} = 1 \text{ mA}$ to $300 \text{ mA}$ , $V_{\text{OUT}} < 1.85 \text{ V}$ (DQN, YCJ, YCK packages)	-30		30	mV
		$V_{\text{IN}} = (V_{\text{OUT(NOM)}} + 0.3 \text{ V})$ to $6.0 \text{ V}$ , $I_{\text{OUT}} = 1 \text{ mA}$ to $300 \text{ mA}$ , $V_{\text{OUT}} < 2.8 \text{ V}$ (DBV package)	-40		40	
$\Delta V_{\text{OUT}}$	Line regulation	$V_{\text{IN}} = (V_{\text{OUT(NOM)}} + 0.3 \text{ V})$ to $6.0 \text{ V}$ , $I_{\text{OUT}} = 1 \text{ mA}$		0.03		%/V
$\Delta V_{\text{OUT}}$	Load regulation	$I_{\text{OUT}} = 1 \text{ mA}$ to $300 \text{ mA}$ (DQN, YCJ, YCK packages)		13		mV
		$I_{\text{OUT}} = 1 \text{ mA}$ to $300 \text{ mA}$ (DBV package)		19		
$I_{\text{GND}}$	Quiescent ground current	$V_{\text{EN}} = V_{\text{IN}} = 6 \text{ V}$ , $I_{\text{OUT}} = 0 \text{ mA}$	$T_J = 25^{\circ}\text{C}$		6.5	8.5
			$T_J = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$			10
			$T_J = -40^{\circ}\text{C}$ to $125^{\circ}\text{C}$			15
		$V_{\text{EN}} = V_{\text{IN}} = 6 \text{ V}$ , $I_{\text{OUT}} = 300 \text{ mA}$		2000		
$I_{\text{SHDN}}$	Shutdown ground current	$V_{\text{EN}} = 0 \text{ V}$ (disabled), $V_{\text{IN}} = 6.0 \text{ V}$ , $T_J = 25^{\circ}\text{C}$		0.07	0.2	$\mu\text{A}$
$I_{\text{GND(DO)}}$	$I_{\text{GND}}$ in dropout	$V_{\text{IN}} \leq V_{\text{OUT(NOM)}}$ , $I_{\text{OUT}} = 0 \text{ mA}$ , $V_{\text{EN}} = V_{\text{IN}}$		6.5	15	$\mu\text{A}$
$V_{\text{DO}}$	Dropout voltage	$I_{\text{OUT}} = 300 \text{ mA}$ , $V_{\text{OUT}} = 95\% \times V_{\text{OUT(NOM)}}$ , (DQN, YCJ, YCK packages unless otherwise noted)	$0.8 \text{ V} \leq V_{\text{OUT}} < 1.0 \text{ V}$ <sup>(1)</sup>		690	mV
			$1.0 \text{ V} \leq V_{\text{OUT}} < 1.2 \text{ V}$ <sup>(1)</sup>		490	
			$1.2 \text{ V} \leq V_{\text{OUT}} < 1.5 \text{ V}$ <sup>(1)</sup>		355	
			$1.5 \text{ V} \leq V_{\text{OUT}} < 2.5 \text{ V}$		200	
			$1.5 \text{ V} \leq V_{\text{OUT}} < 2.5 \text{ V}$ (DBV)		205	
			$2.5 \text{ V} \leq V_{\text{OUT}} < 5.5 \text{ V}$		140	
			$2.5 \text{ V} \leq V_{\text{OUT}} < 5.5 \text{ V}$ (DBV)		145	

## 6.5 Electrical Characteristics (continued)

at operating temperature range ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ),  $V_{IN} = V_{OUT(\text{NOM})} + 0.3 \text{ V}$  or  $1.6 \text{ V}$ , whichever is greater,  $V_{EN} = 1.0 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$  (unless otherwise noted); all typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CL}$	$V_{OUT} = 0.9 \times V_{OUT(\text{NOM})}$ , $V_{IN} = V_{OUT(\text{NOM})} + 0.5 \text{ V}$	$V_{OUT} < 1.5 \text{ V}$ (YCJ, YCK packages)	360	520	770
	$V_{OUT} = 0.9 \times V_{OUT(\text{NOM})}$ , $V_{IN} = V_{OUT(\text{NOM})} + 0.5 \text{ V}$	$V_{OUT} < 1.5 \text{ V}$ (DQN package)	360	520	730
	$V_{OUT} = V_{OUT(\text{NOM})} - 150 \text{ mV}$ , $V_{IN} = V_{OUT(\text{NOM})} + 0.5 \text{ V}$	$V_{OUT} < 1.5 \text{ V}$ (DBV package)	360	520	730
	$V_{OUT} = 0.9 \times V_{OUT(\text{NOM})}$ , $V_{IN} = V_{OUT(\text{NOM})} + 0.3 \text{ V}$	$V_{OUT} \geq 1.5 \text{ V}$ (YCJ, YCK packages)	360	520	770
	$V_{OUT} = 0.9 \times V_{OUT(\text{NOM})}$ , $V_{IN} = V_{OUT(\text{NOM})} + 0.3 \text{ V}$	$V_{OUT} \geq 1.5 \text{ V}$ (DQN package)	360	520	730
$I_{SC}$	$V_{OUT} = 0 \text{ V}$		160		mA
PSRR	$I_{OUT} = 20 \text{ mA}$ , $V_{IN} = V_{OUT} + 1.0 \text{ V}$	$f = 100 \text{ Hz}$	95		dB
		$f = 1 \text{ kHz}$	95		
		$f = 10 \text{ kHz}$	75		
		$f = 100 \text{ kHz}$	75		
		$f = 1 \text{ MHz}$	45		
	$I_{OUT} = 300 \text{ mA}$ , $V_{IN} = V_{OUT} + 1.0 \text{ V}$	$f = 100 \text{ Hz}$	65		
		$f = 1 \text{ kHz}$	92		
		$f = 10 \text{ kHz}$	75		
		$f = 100 \text{ kHz}$	60		
		$f = 1 \text{ MHz}$	40		
$V_N$	Output noise voltage	$I_{OUT} = 300 \text{ mA}$	7		$\mu\text{V}_{\text{RMS}}$
		$I_{OUT} = 1 \text{ mA}$	10		
$R_{\text{PULLDOWN}}$	Output automatic discharge pulldown resistance	$V_{EN} < V_{EN(\text{LOW})}$ (output disabled), $V_{IN} = 3.1 \text{ V}$	150		$\Omega$
$T_{SD}$	Thermal shutdown	$T_J$ rising	165		$^\circ\text{C}$
		$T_J$ falling	140		
$V_{EN(\text{LOW})}$	Low input threshold	$V_{IN} = 1.6 \text{ V}$ to $6.0 \text{ V}$ , $V_{EN}$ falling until the output is disabled		0.3	V
$V_{EN(\text{HI})}$	High input threshold	$V_{IN} = 1.6 \text{ V}$ to $6.0 \text{ V}$ $V_{EN}$ rising until the output is enabled	0.9		V
V <sub>UVLO</sub>	UVLO threshold	$V_{IN}$ rising (YCJ and YCK packages)	1.11	1.35	1.59
		$V_{IN}$ rising (DBV and DQN packages)	1.17	1.35	1.59
		$V_{IN}$ falling (YCJ and YCK packages)	1.05	1.3	1.55
		$V_{IN}$ falling (DBV and DQN packages)	1.11	1.3	1.55
$V_{UVLO(\text{HYST})}$	UVLO hysteresis		50		mV
$I_{EN}$	EN input leakage current	$V_{EN} = 6.0 \text{ V}$ and $V_{IN} = 6.0 \text{ V}$	90	250	nA
$R_{EN(\text{PULL-DOWN})}$	Smart enable pulldown resistor	$V_{EN} = 0.25 \text{ V}$	500		$\text{k}\Omega$

(1) Design simulation data only


## 6.6 Switching Characteristics

at operating temperature range ( $T_J = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ),  $V_{IN} = V_{OUT(\text{NOM})} + 0.3 \text{ V}$  or  $1.6 \text{ V}$ , whichever is greater,  $V_{EN} = 1.0 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$  (unless otherwise noted); all typical values are at  $T_J = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{STR}$	Start-up time	From $V_{EN} > V_{EN(\text{HI})}$ to $V_{OUT} = 95\%$ of $V_{OUT(\text{NOM})}$ ,	750	1150	$\mu\text{s}$


## 6.7 Typical Characteristics

$V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$  or  $1.6 \text{ V}$  (whichever is greater),  $V_{OUT} = 2.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




$V_{EN} = 1 \text{ V}$ , DQN, YCJ, and YCK packages

**Figure 6-1. Line Regulation vs  $V_{IN}$**




$V_{OUT} = 5.5 \text{ V}$ ,  $V_{EN} = 1 \text{ V}$ , DQN, YCJ, and YCK packages

**Figure 6-2. Line Regulation vs  $V_{IN}$**




$V_{EN} = 1 \text{ V}$ , DBV package

**Figure 6-3. Line Regulation vs  $V_{IN}$**




$V_{OUT} = 5.5 \text{ V}$ ,  $V_{EN} = 1 \text{ V}$ , DBV package

**Figure 6-4. Line Regulation vs  $V_{IN}$**



$V_{IN} = 3.1 \text{ V}$ ,  $V_{EN} = 1 \text{ V}$ , DQN, YCJ, and YCK packages

**Figure 6-5. Load Regulation vs  $I_{OUT}$**




$V_{IN} = 3.1 \text{ V}$ ,  $V_{EN} = 1 \text{ V}$ , DQN, YCJ, and YCK packages

**Figure 6-6. Load Regulation vs  $I_{OUT}$**


## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3$  V or 1.6 V (whichever is greater),  $V_{OUT} = 2.8$  V,  $I_{OUT} = 1$  mA,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




$V_{IN} = 2.8$  V,  $V_{EN} = 1$  V, DBV package

Figure 6-7. Load Regulation vs  $I_{OUT}$




$V_{IN} = 2.8$  V,  $V_{EN} = 1$  V, DBV package

Figure 6-8. Load Regulation vs  $I_{OUT}$




$V_{OUT} = 5.5$  V,  $V_{EN} = 1$  V, DQN, YCJ, and YCK packages

Figure 6-9. Load Regulation vs  $I_{OUT}$




$V_{OUT} = 5.5$  V,  $V_{EN} = 1$  V, DQN, YCJ, and YCK packages

Figure 6-10. Load Regulation vs  $I_{OUT}$



$V_{OUT} = 5.5$  V,  $V_{EN} = 1$  V, DBV package

Figure 6-11. Load Regulation vs  $I_{OUT}$



$V_{OUT} = 5.5$  V,  $V_{EN} = 1$  V, DBV package

Figure 6-12. Load Regulation vs  $I_{OUT}$

## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$  or  $1.6 \text{ V}$  (whichever is greater),  $V_{OUT} = 2.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 6-13. Output Voltage Accuracy vs  $I_{OUT}$




Figure 6-14. Output Voltage Accuracy vs  $I_{OUT}$




Figure 6-15. Output Voltage Accuracy vs  $I_{OUT}$




Figure 6-16. Output Voltage Accuracy vs  $I_{OUT}$




Figure 6-17. Output Voltage Accuracy vs  $I_{OUT}$





Figure 6-18. Output Voltage Accuracy vs  $I_{OUT}$


## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3\text{ V}$  or  $1.6\text{ V}$  (whichever is greater),  $V_{OUT} = 2.8\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




$V_{OUT} = 5.5\text{ V}$ ,  $V_{EN} = 1\text{ V}$ , DBV package

Figure 6-19. Output Voltage Accuracy vs  $I_{OUT}$




$V_{OUT} = 5.5\text{ V}$ ,  $V_{EN} = 1\text{ V}$ , DBV package

Figure 6-20. Output Voltage Accuracy vs  $I_{OUT}$




$V_{EN} = 1\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ , DQN, YCJ, and YCK packages

Figure 6-21. Output Voltage Accuracy vs  $V_{IN}$




$V_{OUT} = 5.5\text{ V}$ ,  $V_{EN} = 1\text{ V}$ , DQN, YCJ, and YCK packages

Figure 6-22. Output Voltage Accuracy vs  $V_{IN}$



$V_{EN} = 1\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ , DBV package

Figure 6-23. Output Voltage Accuracy vs  $V_{IN}$




$V_{OUT} = 5.5\text{ V}$ ,  $V_{EN} = 1\text{ V}$ , DBV package

Figure 6-24. Output Voltage Accuracy vs  $V_{IN}$


## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3$  V or 1.6 V (whichever is greater),  $V_{OUT} = 2.8$  V,  $I_{OUT} = 1$  mA,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




$V_{EN} = 1$  V, DQN, YCJ, and YCK packages

Figure 6-25. Dropout Voltage vs  $I_{OUT}$




$V_{EN} = 1$  V, DQN, YCJ, and YCK packages

Figure 6-26. Dropout Voltage vs  $I_{OUT}$




$V_{EN} = 1$  V, DBV package

Figure 6-27. Dropout Voltage vs  $I_{OUT}$




$V_{EN} = 1$  V, DBV package

Figure 6-28. Dropout Voltage vs  $I_{OUT}$



$V_{OUT} = 1.8$  V,  $V_{EN} = 1$  V, DQN, YCJ, and YCK packages

Figure 6-29. Dropout Voltage vs  $I_{OUT}$



$V_{OUT} = 1.8$  V,  $V_{EN} = 1$  V, DQN, YCJ, and YCK packages

Figure 6-30. Dropout Voltage vs  $I_{OUT}$

## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3$  V or 1.6 V (whichever is greater),  $V_{OUT} = 2.8$  V,  $I_{OUT} = 1$  mA,  $C_{IN} = 1 \mu F$ ,  $C_{OUT} = 1 \mu F$ , and  $T_A = 25^\circ C$  (unless otherwise noted)




Figure 6-31. Dropout Voltage vs  $I_{OUT}$




Figure 6-32. Dropout Voltage vs  $I_{OUT}$




Figure 6-33. Dropout Voltage vs  $V_{OUT}$




Figure 6-34.  $I_{GND}$  vs  $V_{IN}$




Figure 6-35.  $I_{GND}$  vs  $V_{IN}$




Figure 6-36.  $I_{GND}$  vs  $V_{IN}$  in the Dropout Region

## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$  or  $1.6 \text{ V}$  (whichever is greater),  $V_{OUT} = 2.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 6-37.  $I_{GND}$  vs  $V_{IN}$  in the Dropout Region




Figure 6-38.  $I_{GND}$  vs  $I_{OUT}$




Figure 6-39.  $I_{GND}$  vs  $I_{OUT}$




Figure 6-40.  $I_{GND}$  vs  $I_{OUT}$




Figure 6-41. Shutdown Current vs  $V_{IN}$




Figure 6-42. Shutdown Current vs  $V_{IN}$

## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3\text{ V}$  or  $1.6\text{ V}$  (whichever is greater),  $V_{OUT} = 2.8\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 6-43. Enable Pin Leakage Current vs  $V_{EN} - V_{IN}$




Figure 6-44. Current Limit




Figure 6-45. Current Limit




Figure 6-46. UVLO Threshold vs Temperature




Figure 6-47. Enable Logic High Threshold vs Temperature




Figure 6-48. Enable Logic Low Threshold Low vs Temperature

## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3\text{ V}$  or  $1.6\text{ V}$  (whichever is greater),  $V_{OUT} = 2.8\text{ V}$ ,  $I_{OUT} = 1\text{ mA}$ ,  $C_{IN} = 1\text{ }\mu\text{F}$ ,  $C_{OUT} = 1\text{ }\mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 6-49. Output Pulldown Resistor vs Temperature




Figure 6-50. Smart Enable Pulldown Resistor vs Temperature and  $V_{IN}$




Figure 6-51. Load Transient




Figure 6-52. Load Transient




Figure 6-53. Load Transient





Figure 6-54. Load Transient


## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$  or  $1.6 \text{ V}$  (whichever is greater),  $V_{OUT} = 2.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




$I_{OUT} = 0 \text{ mA to } 300 \text{ mA}, t_{RISING} = 1 \mu\text{s}$

Figure 6-55. Load Transient




$I_{OUT} = 300 \text{ mA to } 0 \text{ mA}, t_{FALLING} = 1 \mu\text{s}$

Figure 6-56. Load Transient




$I_{OUT} = 0 \text{ mA to } 300 \text{ mA}, t_{RISING} = 200 \text{ ns}$

Figure 6-57. Load Transient




$I_{OUT} = 300 \text{ mA to } 0 \text{ mA}, t_{FALLING} = 200 \text{ ns}$

Figure 6-58. Load Transient



$V_{IN} = 3.1 \text{ V} \rightarrow 4.1 \text{ V} \rightarrow 3.1 \text{ V}, V_{IN} t_{RISING} = 5 \mu\text{s}, I_{OUT} = 1 \text{ mA}$

Figure 6-59. Line Transient



$V_{IN} = 3.1 \text{ V} \rightarrow 4.1 \text{ V} \rightarrow 3.1 \text{ V}, V_{IN} t_{RISING} = 5 \mu\text{s}, I_{OUT} = 300 \text{ mA}$

Figure 6-60. Line Transient

## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$  or  $1.6 \text{ V}$  (whichever is greater),  $V_{OUT} = 2.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 6-61. PSRR vs  $V_{IN}$  vs Frequency and  $V_{IN}$




Figure 6-62. PSRR vs Frequency and  $V_{IN}$




Figure 6-63. PSRR vs Frequency and  $I_{OUT}$




Figure 6-64. PSRR vs Frequency and  $C_{OUT}$




Figure 6-65. Noise vs Frequency and  $I_{OUT}$






Figure 6-66. Noise vs Frequency and  $V_{IN}$

## 6.7 Typical Characteristics (continued)


$V_{IN} = V_{OUT(NOM)} + 0.3$  V or 1.6 V (whichever is greater),  $V_{OUT} = 2.8$  V,  $I_{OUT} = 1$  mA,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




**Figure 6-67. Noise vs Frequency and  $V_{IN}$**




**Figure 6-68. Noise vs Frequency and  $C_{OUT}$**




**Figure 6-69. Noise vs Frequency and  $C_{OUT}$**



**Figure 6-70. Noise vs Frequency and  $I_{OUT}$**



**Figure 6-71. Noise vs Frequency and  $I_{OUT}$**



**Figure 6-72. Noise vs Frequency and  $I_{OUT}$**

## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$  or  $1.6 \text{ V}$  (whichever is greater),  $V_{OUT} = 2.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




Figure 6-73. Start-Up Turn-On Time




Figure 6-74. Start-Up




Figure 6-75. Start-Up




Figure 6-76. Start-Up




Figure 6-77. Start-Up





Figure 6-78. Start-Up


## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3 \text{ V}$  or  $1.6 \text{ V}$  (whichever is greater),  $V_{OUT} = 2.8 \text{ V}$ ,  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)



## 6.7 Typical Characteristics (continued)

$V_{IN} = V_{OUT(NOM)} + 0.3$  V or 1.6 V (whichever is greater),  $V_{OUT} = 2.8$  V,  $I_{OUT} = 1$  mA,  $C_{IN} = 1 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)



$V_{OUT} = 5.5$  V,  $V_{IN} = 6.0$  V,  $V_{EN} = 0$  V to 6.0 V,  
 $V_{EN}$  slew rate = 1 V/μs,  $C_{OUT} = 10 \mu\text{F}$

Figure 6-85. Inrush Current


## 7 Detailed Description

### 7.1 Overview

Designed to meet the needs of sensitive RF and analog circuits, the TPS7A20 provides low noise, high PSRR, low quiescent current, as well as low line and load transient response figures. Using innovative design techniques, the TPS7A20 offers class-leading noise performance without the need for a separate noise filter capacitor.

The TPS7A20 is designed to operate with a single 1- $\mu$ F input capacitor and a single 1- $\mu$ F ceramic output capacitor.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Low Output Noise

Any internal noise at the TPS7A20 reference voltage is reduced by a first-order, low-pass RC filter before being passed to the output buffer stage. The low-pass RC filter has a –3-dB cut-off frequency of approximately 0.1 Hz.

During start-up, the filter resistor is bypassed to reduce output rise time; the filter begins normal operation after the output voltage reaches the correct value.

### 7.3.2 Smart Enable

The enable (EN) input polarity is active high. The output voltage is enabled when the voltage of the enable input is greater than  $V_{EN(HI)}$  and disabled when the enable input voltage is less than  $V_{EN(LOW)}$ . If independent control of the output voltage is not needed, connect EN to IN.

This device has a smart enable circuit to reduce quiescent current. When the voltage on the enable pin is driven above  $V_{EN(HI)}$ , as listed in the *Electrical Characteristics* table, the device is enabled and the smart enable internal pulldown resistor ( $R_{EN(PULLDOWN)}$ ) is disconnected. When the enable pin is floating, the  $R_{EN(PULLDOWN)}$  is connected and pulls the enable pin low to disable the device. The  $R_{EN(PULLDOWN)}$  value is listed in the *Electrical Characteristics* table.

### 7.3.3 Dropout Voltage

Dropout voltage ( $V_{DO}$ ) is defined as the input voltage minus the output voltage ( $V_{IN} - V_{OUT}$ ) at the rated output current ( $I_{RATED}$ ), where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the value required to maintain output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the  $R_{DS(ON)}$  of the device.


$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (1)$$

### 7.3.4 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brickwall-foldback scheme. The current limit transitions from a brickwall scheme to a foldback scheme at the foldback voltage ( $V_{FOLDBACK}$ ). In a high-load current fault with the output voltage above  $V_{FOLDBACK}$ , the brickwall scheme limits the output current to the current limit ( $I_{CL}$ ). When the voltage drops below  $V_{FOLDBACK}$ , a foldback current limit activates that scales back the current as the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the short-circuit current limit ( $I_{SC}$ ).  $I_{CL}$  and  $I_{SC}$  are listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . When the device output is shorted and the output is below  $V_{FOLDBACK}$ , the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{SC}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the [Know Your Limits application report](#).

Figure 7-1 shows a diagram of the foldback current limit.



**Figure 7-1. Foldback Current Limit**

### 7.3.5 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

### 7.3.6 Thermal Shutdown

A thermal shutdown protection circuit disables the LDO when the junction temperature ( $T_J$ ) of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during startup can be high from large  $V_{IN} - V_{OUT}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before startup completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

### 7.3.7 Active Discharge

An internal pulldown MOSFET connects a resistor from OUT to ground when the device is disabled to actively discharge the output capacitance. The active discharge circuit is activated by driving EN low or by the voltage on IN falling below the undervoltage lockout (UVLO) threshold.

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can possibly flow from the output to the input. This reverse current flow can cause damage to the device. Limit reverse current to no more than 5% of the device rated current for a short period of time.

## 7.4 Device Functional Modes

### 7.4.1 Device Functional Mode Comparison

Table 7-1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

**Table 7-1. Device Functional Mode Comparison**

OPERATING MODE	PARAMETER			
	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	T <sub>J</sub>
Normal operation	V <sub>IN</sub> > V <sub>OUT(nom)</sub> + V <sub>DO</sub> and V <sub>IN</sub> > V <sub>IN(min)</sub>	V <sub>EN</sub> > V <sub>EN(HI)</sub>	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	T <sub>J</sub> < T <sub>SD(shutdown)</sub>
Dropout operation	V <sub>IN(min)</sub> < V <sub>IN</sub> < V <sub>OUT(nom)</sub> + V <sub>DO</sub>	V <sub>EN</sub> > V <sub>EN(HI)</sub>	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	T <sub>J</sub> < T <sub>SD(shutdown)</sub>
Disabled (any true condition disables the device)	V <sub>IN</sub> < V <sub>UVLO</sub>	V <sub>EN</sub> < V <sub>EN(LOW)</sub>	Not applicable	T <sub>J</sub> > T <sub>SD(shutdown)</sub>

### 7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is less than the thermal shutdown temperature (T<sub>J</sub> < T<sub>SD</sub>)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

### 7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, V<sub>IN</sub> < V<sub>OUT(NOM)</sub> + V<sub>DO</sub>, directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage (V<sub>OUT(NOM)</sub> + V<sub>DO</sub>), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

### 7.4.4 Disabled

The output of the LDO can be shut down by driving EN to less than V<sub>EN(LOW)</sub> (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shut down, and the output voltage is actively discharged to ground by an internal discharge circuit between OUT and ground.

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.


#### 8.1.2 Input and Output Capacitor Requirements

Although the LDO itself is stable without an input capacitor, good analog design practice is to connect a capacitor from IN to GND, with a value at least equal to the nominal value specified in the *Recommended Operating Conditions* table. The input capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR, and is recommended if the source impedance is greater than  $0.5\ \Omega$ . When the source resistance and inductance are sufficiently high, especially in the presence of load transients, the overall system may be susceptible to instability (including ringing and sustained oscillation) and other performance degradation if there is insufficient capacitance between IN and GND. A capacitor with a value greater than the minimum may be necessary if large, fast-rise-time load or line transients are anticipated or if the device is located more than a few centimeters from the input power source.

An output capacitor of an appropriate value helps ensure stability and improve dynamic performance. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table.

#### 8.1.3 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions shown in Figure 8-1 are broken down as follows. Regions A, E, and H are where the output voltage is in steady-state.



**Figure 8-1. Load Transient Waveform**

During transitions from a light load to a heavy load, the:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)

- Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation (region C)

During transitions from a heavy load to a light load, the:


- Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor (region G)

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger DC load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.

#### 8.1.4 Undervoltage Lockout (UVLO) Operation

The UVLO circuit ensures that the device stays disabled before its input supply reaches the minimum operational voltage range, and ensures that the device shuts down when the input supply collapses. [Figure 8-2](#) shows the UVLO circuit response to various input voltage events. The diagram can be separated into the following parts:

- Region A: The device does not start until the input reaches the UVLO rising threshold.
- Region B: Normal operation, regulating device.
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold – UVLO hysteresis). The output may fall out of regulation but the device remains enabled.
- Region D: Normal operation, regulating device.
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the output falls because of the load and active discharge circuit. The device is re-enabled when the UVLO rising threshold is reached by the input voltage and a normal start-up follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.
- Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0 V. The output falls because of the load and active discharge circuit.



**Figure 8-2. Typical UVLO Operation**

#### 8.1.5 Power Dissipation ( $P_D$ )

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Use [Equation 2](#) to approximate  $P_D$ :

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS7A20 allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature ( $T_J$ ) for the device. According to [Equation 3](#), power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package and the temperature of the ambient air ( $T_A$ ). [Equation 4](#) rearranges [Equation 3](#) for output current.

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (3)$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})] \quad (4)$$

Unfortunately, this thermal resistance ( $R_{\theta JA}$ ) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The  $R_{\theta JA}$  recorded in the *Thermal Information* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout,  $R_{\theta JA}$  is actually the sum of the X2SON package junction-to-case (bottom) thermal resistance ( $R_{\theta JC(bot)}$ ) plus the thermal resistance contribution by the PCB copper.

#### 8.1.5.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi ( $\Psi$ ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) are used in accordance with [Equation 5](#) and are given in the *Thermal Information* table.

$$\Psi_{JT} : T_J = T_T + \Psi_{JT} \times P_D \text{ and } \Psi_{JB} : T_J = T_B + \Psi_{JB} \times P_D \quad (5)$$

where:


- $P_D$  is the power dissipated as explained in [Equation 2](#)
- $T_T$  is the temperature at the center-top of the device package
- $T_B$  is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

#### 8.1.5.2 Recommended Area for Continuous Operation

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator is given in [Figure 8-3](#) and can be separated into the following parts:

- Dropout voltage limits the minimum differential voltage between the input and the output ( $V_{IN} - V_{OUT}$ ) at a given output current level. See the [Dropout Operation](#) section for more details.
- The rated output currents limits the maximum recommended output current level. Exceeding this rating causes the device to fall out of specification.
- The rated junction temperature limits the maximum junction temperature of the device. Exceeding this rating causes the device to fall out of specification and reduces long-term reliability.
  - The shape of the slope is given by [Equation 4](#). The slope is nonlinear because the maximum-rated junction temperature of the LDO is controlled by the power dissipation across the LDO; thus when  $V_{IN} - V_{OUT}$  increases the output current must decrease.
- The rated input voltage range governs both the minimum and maximum of  $V_{IN} - V_{OUT}$ .


Figure 8-3 shows the recommended area of operation for this device on a JEDEC-standard high-K board with a  $R_{\theta JA}$  as given in the *Thermal Information* table.



**Figure 8-3. Region Description of Continuous Operation Regime**

## 8.2 Typical Application

Figure 8-4 shows the typical application circuit for the TPS7A20. Input and output capacitances may need to be increased above the 1  $\mu\text{F}$  minimum for some applications.



SVA-30180501

**Figure 8-4. TPS7A20 Typical Application**

### 8.2.1 Design Requirements

Table 8-1 summarizes the design requirements for Figure 8-4.

**Table 8-1. Design Parameters**


DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	3.1 V to 3.6 V
Output voltage	2.8 V
Output current	200 mA
Maximum ambient temperature	85°C

### 8.2.2 Detailed Design Procedure


For this design example, the 2.8-V output version (TPS7A2028) is selected. A nominal 3.3-V input supply is assumed. A minimum 1.0- $\mu\text{F}$  input capacitor is recommended to minimize the effect of resistance and inductance between the 3.3-V source and the LDO input. A minimum 1.0- $\mu\text{F}$  output capacitor is also

recommended for stability and good load transient response. The dropout voltage ( $V_{DO}$ ) is less than 140 mV maximum at a 2.8-V output voltage and 300-mA output current, so there are no dropout issues with a minimum input voltage of 3.0 V and a maximum output current of 200 mA.

### 8.2.3 Application Curves



**Figure 8-5. Start-Up**



**Figure 8-6. PSRR**

## 9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 1.6 V to 6.0 V. The input supply must be well regulated and free of spurious noise. To ensure that the output voltage is well regulated and dynamic performance is optimum, the input supply must be at least  $V_{OUT(nom)} + 0.3 \text{ V}$  or 1.6 V, whichever is greater. TI highly recommends using a 1- $\mu\text{F}$  or greater input capacitor to reduce the impedance of the input supply, especially during transients.

## 10 Layout

### 10.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device to distribute the heat.
- Do not place a thermal via directly beneath the thermal pad of the DQN package. A via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

### 10.2 Layout Examples




Figure 10-1. DBV Package (SOT-23) Typical Layout




Figure 10-2. DQN Package (X2SON) Typical Layout




Figure 10-3. YCJ and YCK Package (DSBGA) Typical Layout

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Device Nomenclature

**Table 11-1. Device Nomenclature**

PRODUCT <sup>(1) (2)</sup>	V <sub>OUT</sub>
TPS7A20xx(x)Pyyz	<p><b>xx(x)</b> is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V).</p> <p><b>P</b> indicates an active output discharge feature. All members of the TPS7A20 family actively discharge the output when the device is disabled.</p> <p><b>yyy</b> is the package designator.</p> <p><b>z</b> is the package quantity. R is for reel (3000 pieces for DQN and DBV; 12000 pieces for YCJ and YCK).</p>

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on [www.ti.com](http://www.ti.com).
- (2) Output voltages from 0.8 V to 5.5 V in 25-mV increments are available. Contact the factory for details and availability.

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 12.1 Mechanical Data


### Y CJ0004-C02



### PACKAGE OUTLINE

#### DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



4226216/A 09/2020

#### NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.

## EXAMPLE BOARD LAYOUT


**YCJ0004-C02**

**DSBGA - 0.35 mm max height**

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 50X



SOLDER MASK DETAILS  
NOT TO SCALE

4226216/A 09/2020

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.  
See Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

## EXAMPLE STENCIL DESIGN

YCJ0004-C02

DSBGA - 0.35 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.075 mm THICK STENCIL  
SCALE: 50X

4226216/A 09/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




## PACKAGE OUTLINE

**YCK0004-C01**

**DSBGA - 0.33mm MAX HEIGHT**

DIE SIZE BALL GRID ARRAY



NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

## EXAMPLE BOARD LAYOUT

**YCK0004-C01**

**DSBGA - 0.33mm MAX HEIGHT**

DIE SIZE BALL GRID ARRAY



**LAND PATTERN EXAMPLE**  
EXPOSED METAL SHOWN  
SCALE:60X



**SOLDERMASK DETAILS**  
NOT TO SCALE

4228575/A 03/2022

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.  
Refer to Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

## EXAMPLE STENCIL DESIGN

**YCK0004-C01**

**DSBGA - 0.33mm MAX HEIGHT**

DIE SIZE BALL GRID ARRAY



SOLDERPASTE EXAMPLE  
BASED ON 0.075 mm THICK STENCIL  
SCALE:80X

4228575/A 03/2022

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTPS7A2025PDQNR	ACTIVE	X2SON	DQN	4	3000	TBD	Call TI	Call TI	-40 to 125		Samples
PTPS7A2045PDQNR	ACTIVE	X2SON	DQN	4	3000	TBD	Call TI	Call TI	-40 to 125		Samples
TPS7A2009PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2GBF	Samples
TPS7A2009PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KT	Samples
TPS7A20105PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KS	Samples
TPS7A2011PYCKR	ACTIVE	DSBGA	YCK	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	Q	Samples
TPS7A2012PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2ATF	Samples
TPS7A2012PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	JC	Samples
TPS7A2012PYCJR	ACTIVE	DSBGA	YCJ	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	M	Samples
TPS7A2015PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2DTF	Samples
TPS7A2015PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	JD	Samples
TPS7A201825PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	IQ	Samples
TPS7A20185PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2CBF	Samples
TPS7A20185PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	JE	Samples
TPS7A20185PYCKR	ACTIVE	DSBGA	YCK	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	T	Samples
TPS7A2018PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2AUF	Samples
TPS7A2018PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	JF	Samples
TPS7A2018PYCKR	ACTIVE	DSBGA	YCK	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D	Samples
TPS7A2020PYCKR	ACTIVE	DSBGA	YCK	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	S	Samples
TPS7A2022PYCKR	ACTIVE	DSBGA	YCK	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	K	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A2024PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2CCF	Samples
TPS7A2025PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2AVF	Samples
TPS7A2025PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	JG	Samples
TPS7A2025PYCJR	ACTIVE	DSBGA	YCJ	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	L	Samples
TPS7A2027PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KO	Samples
TPS7A2027PYCJR	ACTIVE	DSBGA	YCJ	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	N	Samples
TPS7A20285PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2GCF	Samples
TPS7A20285PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KN	Samples
TPS7A20285PYCCKR	ACTIVE	DSBGA	YCK	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	P	Samples
TPS7A2028PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2AWF	Samples
TPS7A2028PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	JH	Samples
TPS7A2028PDQNRM3	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	JH	Samples
TPS7A2028PYCJR	ACTIVE	DSBGA	YCJ	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	E	Samples
TPS7A2028PYCCKR	ACTIVE	DSBGA	YCK	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	E	Samples
TPS7A2029PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	JI	Samples
TPS7A2030PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2AXF	Samples
TPS7A2030PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	JJ	Samples
TPS7A2031PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2GDF	Samples
TPS7A2032PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2GEF	Samples
TPS7A2033PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2AZF	Samples
TPS7A2033PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	JA	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A2033PYCJR	ACTIVE	DSBGA	YCJ	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	O	Samples
TPS7A2036PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2GIF	Samples
TPS7A2036PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KP	Samples
TPS7A2040PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KQ	Samples
TPS7A2042PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2GFF	Samples
TPS7A2042PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KV	Samples
TPS7A2045PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2GGF	Samples
TPS7A2045PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	JB	Samples
TPS7A2050PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2B1F	Samples
TPS7A2050PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	KR	Samples
TPS7A2050PYCKR	ACTIVE	DSBGA	YCK	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	H	Samples
TPS7A2055PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	2GHF	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A2009PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2009PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2009PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A20105PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2011PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2012PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2012PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2012PDQNR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2012PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2012PYCJR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2015PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2015PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2015PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2015PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A201825PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A201825PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A20185PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A20185PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A20185PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A20185PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A20185PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A20185PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2018PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2018PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2018PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2018PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2018PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A2018PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2020PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2020PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2022PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2022PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2024PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2024PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2024PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2025PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2025PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2025PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2025PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2025PYCJR	DSBGA	YCJ	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2027PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2027PYCJR	DSBGA	YCJ	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2027PYCJR	DSBGA	YCJ	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2028PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2028PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2028PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2028PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2028PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2028PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2028PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2028PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A2028PDQNRM3	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2028PYCJR	DSBGA	YCJ	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2028PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2029PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2030PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A2030PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2030PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2030PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2031PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2031PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2032PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2032PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2033PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2033PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2033PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2033PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A2033PYCJR	DSBGA	YCJ	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2036PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2036PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2036PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2040PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2042PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2042PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2042PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2045PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2045PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2045PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2050PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2050PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2050PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A2050PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A2050PYCKR	DSBGA	YCK	4	12000	180.0	8.4	0.71	0.71	0.42	2.0	8.0	Q1
TPS7A2055PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A2055PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A2009PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2009PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2009PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A20105PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2011PYCKR	DSBGA	YCK	4	12000	182.0	182.0	20.0
TPS7A2012PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2012PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2012PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2012PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2012PYCJR	DSBGA	YCJ	4	12000	182.0	182.0	20.0
TPS7A2015PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2015PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2015PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2015PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A201825PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A201825PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A20185PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A20185PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A20185PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A20185PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A20185PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A20185PYCKR	DSBGA	YCK	4	12000	182.0	182.0	20.0
TPS7A2018PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2018PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2018PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2018PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2018PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A2018PYCKR	DSBGA	YCK	4	12000	182.0	182.0	20.0
TPS7A2020PYCKR	DSBGA	YCK	4	12000	210.0	185.0	35.0
TPS7A2020PYCKR	DSBGA	YCK	4	12000	182.0	182.0	20.0
TPS7A2022PYCKR	DSBGA	YCK	4	12000	210.0	185.0	35.0
TPS7A2022PYCKR	DSBGA	YCK	4	12000	182.0	182.0	20.0
TPS7A2024PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2024PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2024PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2025PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2025PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2025PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2025PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2025PYCJR	DSBGA	YCJ	4	12000	182.0	182.0	20.0
TPS7A2027PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2027PYCJR	DSBGA	YCJ	4	12000	210.0	185.0	35.0
TPS7A2027PYCJR	DSBGA	YCJ	4	12000	182.0	182.0	20.0
TPS7A20285PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A20285PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A20285PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A20285PYCKR	DSBGA	YCK	4	12000	182.0	182.0	20.0
TPS7A2028PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2028PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2028PDQNR	X2SON	DQN	4	3000	180.0	180.0	18.0
TPS7A2028PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2028PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A2028PDQNRM3	X2SON	DQN	4	3000	210.0	185.0	35.0
TPS7A2028PYCJR	DSBGA	YCJ	4	12000	182.0	182.0	20.0
TPS7A2028PYCKR	DSBGA	YCK	4	12000	182.0	182.0	20.0
TPS7A2029PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2030PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2030PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2030PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2030PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2031PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A2031PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2032PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2032PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2033PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2033PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2033PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2033PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2033PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A2033PYCJR	DSBGA	YCJ	4	12000	182.0	182.0	20.0
TPS7A2036PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2036PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2036PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2040PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2042PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2042PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2042PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2045PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2045PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2045PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2050PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2050PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2050PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A2050PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A2050PYCKR	DSBGA	YCK	4	12000	182.0	182.0	20.0
TPS7A2055PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A2055PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0


# PACKAGE OUTLINE

**DBV0005A**



**SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214839/F 06/2021

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/F 06/2021

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/F 06/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW

DQN 4

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4210367/F

# PACKAGE OUTLINE

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4215302/E 12/2016

### NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
- Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.
- Shape of exposed side leads may differ.
- Number and location of exposed tie bars may vary.

# EXAMPLE BOARD LAYOUT

DQN0004A


X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE

SCALE: 40X



SOLDER MASK DETAIL

4215302/E 12/2016

NOTES: (continued)


7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

**DQN0004A**

## X2SON - 0.4 mm max height

## PLASTIC SMALL OUTLINE - NO LEAD



## SOLDER PASTE EXAMPLE

EXPOSED PAD  
88% PRINTED SOLDER COVERAGE BY AREA  
SCALE: 60X

4215302/E 12/2016

#### NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated