
Perti logice



Inverter	Input	Output
a a	0	1
	1	0

mot (F, a) F= a'= a arign F= ~A;

,	AND
a ₋	ab
6 −	

Α	В	Output
0	0	0
1	0	0
0	1	0
1	1	1

and (F,a,b)	NAND —
ouign=alb;	de la

	Output	В	Α
M	1	0	0
cu	1	0	1
	1	1	0
	0	1	1
	U	1	1

mand (t,a,b)
curign 7 = ~ (all);
_

OF	3
6	>-

gr (4.0	Output	В	Α
auicm	0	0	0
miller	1	0	1
	1	1	0
	1	1	1




و . ا	Output	В	Α
wa	1	0	0
ayi	0	0	1
	0	1	0
	0	1	1

ft(F,a,b); ign F=~(alb);

XOR	L
a well	L
11)	
6- <i> </i>	
	г

XOR	Α	В	Output
A SAME OF THE PARTY OF THE PART	0	0	0
or A Off	1	0	1
<u> </u>	0	1	1
T. 0 = 10 a	1	1	0
age = ab+b	٨.		



	Α	В	Output
	0	0	1
r	1	0	0
	0	1	0
Ō	1	1	1
ſΧ	3,		

xmar(F,a,b); aujam7=~(aN);

În limbajul de programare Verilog, instructiunile sunt executate în paralel. Singurul bloc care face exceptie de la aceasta regula este blocul always.

Operatiuni de atribuire:

assign: atunci când valoarea din partea dreapta se schimba, declanseaza modificarea valoarii din partea stânga

<= (mai mic sau egal cu): este o operatie neblocanta care se executa la POSEDGE CLK

= : este o operatiune de blocare

Element neutru

Complement

Legea lui De Morgan


```
Majority voter 2 inputs
  module ex1(output o, input x, input y);
//porti logice
         wire r1, r2;
assign r1 = x|y;
assign r2 = ~y;
         assign o = r1&r2;
  8 endmodule
     tb.v
 1 module ex1_tb;
       reg x, y;
wire o;
        ex1 uut(.o(o), .x(x), .y(y)); initial begin -
         x = 0;
y = 0;
8
             #100;
9
        end
10
11
        always begin

#25 x=~x;

#50 y=~y;
12
13
14
        end
15
16 endmodule
Majority voter 3 inputs
  1 module mj_voter
         input in1,
         input in2,
        input in3,
output out
        wire nand1, nand2, nand31;
        assign nand1 = ~(in1 & in2);
assign nand2 = ~(in1 & in3);
assign nand3 = ~(in2 & in3);
 14    assign out = ~(nand1 & nand2 & nand3);
15    endmodule
   1 module testbench();
  2
           //Inputs
  3
          reg in1;
reg in2;
           reg in3;
           //Outputs
  8
          wire out;
  9
  10
          mj_voter DUT(
  11
              .in1(in1),
  12
                .in2(in2),
                .in3(in3),
  14
                .out(out)
  15
         );
  16
  17
          initial begin
  18
                //initilize
in1 = 0;
in2 = 0;
  19
  20
  21
                in3 = 0;
  22
  23
                #100;
  24
          end
 25
 26
          always begin

#25 in1 = ~in1;

#50 in2 = ~in2;
 27
  28
  29
                #75 in3 = \simin3;
  30
           end
 31
  32 endmodule
```



29 endmodule