



## (lab 2 - S2)

### Porti logice




Input	Output
0	0
1	1




Input	Output
0	1
1	0

not( $\bar{F}$ , a)  
 $F = a' = \bar{a}$   
 assign  $F = \sim A$ ;




A	B	Output
0	0	0
1	0	0
0	1	0
1	1	1

and( $F, a, b$ )  
 assign  $F = a \& b$ ;




A	B	Output
0	0	1
1	0	1
0	1	1
1	1	0

nand( $F, a, b$ )  
 assign  $F = \sim(a \& b)$ ;




A	B	Output
0	0	0
1	0	1
0	1	1
1	1	1

or( $F, a, b$ )  
 assign  $F = a | b$ ;




A	B	Output
0	0	1
1	0	0
0	1	0
1	1	0

nor( $F, a, b$ )  
 assign  $F = \sim(a | b)$ ;



A	B	Output
0	0	0
1	0	1
0	1	1
1	1	0

xor( $F, a, b$ )  
 assign  $F = a \oplus b$ ;



A	B	Output
0	0	1
1	0	0
0	1	0
1	1	1

xnor( $F, a, b$ )  
 assign  $F = \sim(a \oplus b)$ ;

$$a \oplus b = \bar{a}b + b\bar{a}$$

$$a \oplus b = ab + \bar{a}\bar{b}$$

În limbajul de programare Verilog, instructiunile sunt executate în paralel.  
 Singurul bloc care face exceptie de la aceasta regula este blocul always.

Operatiuni de atribuire:

assign: atunci când valoarea din partea dreapta se schimba, declanseaza modificarea valorii din partea stânga

<= (mai mic sau egal cu): este o operatie neblocanta care se executa la POSEDGE CLK

= : este o operatiune de blocare

### Element neutru

$$a + 0 = a$$

$$a \cdot 1 = a$$

### Complement

$$a + \bar{a} = 1$$

$$a \cdot \bar{a} = 0$$

### Legea lui De Morgan

$$\overline{a \& b} = \bar{a} + \bar{b}$$

$$\overline{a + b} = \bar{a} \cdot \bar{b}$$

# Majority voter 2 inputs

ex1.v

```
1 module ex1 output o, input x, input y ;
2 //porti logice
3 wire r1, r2;
4 assign r1 = x&y;
5 assign r2 = ~y;
6
7 assign o = r1&r2;
8 endmodule
9
```

ex1\_tb.v

```
1 module ex1_tb;
2 reg x, y;
3 wire o;
4
5 ex1 uut(.o(o), .x(x), .y(y));
6 initial begin
7     x = 0;
8     y = 0;
9     #100;
10 end
11
12 always begin
13     #25 x=~x;
14     #50 y=~y;
15 end
16 endmodule
```

# Majority voter 3 inputs

mj\_voter.v

```
1 module mj_voter(
2     input in1,
3     input in2,
4     input in3,
5     output out
6 );
7
8 wire nand1, nand2, nand3;
9
10 assign nand1 = ~(in1 & in2);
11 assign nand2 = ~(in1 & in3);
12 assign nand3 = ~(in2 & in3);
13
14 assign out = ~(nand1 & nand2 & nand3);
15 endmodule
```

testbench.v

```
1 module testbench();
2
3 //Inputs
4 reg in1;
5 reg in2;
6 reg in3;
7
8 //Outputs
9 wire out;
10
11 mj_voter DUT(
12     .in1 in1,
13     .in2 in2,
14     .in3 in3,
15     .out out
16 );
17
18 initial begin
19     //initilize
20     in1 = 0;
21     in2 = 0;
22     in3 = 0;
23
24     #100;
25 end
26
27 always begin
28     #25 in1 = ~in1;
29     #50 in2 = ~in2;
30     #75 in3 = ~in3;
31 end
32 endmodule
```

## Exemplu laborator 3 inputs, 2 outputs

$$\text{out1} = \overline{a}b + a\overline{c} + \overline{b}c$$

$$\text{out2} = a \oplus b \quad (\text{XOR})$$

a	b	c	$\overline{a}b$	$a\overline{c}$	$\overline{b}c$	out1	out2
0	0	0	1	1	1	1	0
0	0	1	1	1	1	1	0
0	1	0	1	1	1	1	1
0	1	1	1	1	0	1	1
1	0	0	1	1	1	1	1
1	0	1	1	0	1	1	1
1	1	0	0	1	1	1	0
1	1	1	0	0	0	0	0

$$\text{out} = \overline{a}\overline{b}\overline{c} + \overline{a}b\overline{c} + a\overline{b}\overline{c} + a\overline{b}c + a\overline{b}c + abc$$

a	b	c	out
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

Formula out se poate construi pe baza valbilor de adevăr.

3'b101; → nr. pe 3 biti

gates. v

gates\_tb. v

```

1 module gates(
2   input in1, in2, in3,
3   output out1, out2
4 );
5
6 wire nand1, nand2, nand3;
7
8 assign nand1 = (~in1 & in2);
9 assign nand2 = (~in1 & in3);
10 assign nand3 = (~in2 & in3);
11
12 assign out1 = nand1 | nand2 | nand3;
13 assign out2 = (~in1 & in2) | (in1 & ~in2);
14
15 endmodule
16

```

```

1 module gates_tb;
2
3   //Inputs
4   reg in1, in2, in3;
5
6   //Outputs
7   wire out1, out2;
8
9   gates
10  dut(.in1(in1), .in2(in2), .in3(in3),
11    .out1(out1), .out2(out2)
12  );
13
14  integer k;
15
16  initial begin
17    {in1, in2, in3} = 0;
18
19    for k = 1; k < 8; k = k + 1
20      #20 {in1, in2, in3} = k;
21
22    //in1, in2, in3 sunt stocate automat pe 1 bit si vor lua toate valorile lui k
23    //k = 1 -> 001 -> in1 = 0, in2 = 0, in3 = 1
24    //k = 2 -> 010 si tot asa, 3 = 011, 4 = 100, 5 = 101, 6 = 110, 7 = 111
25
26    #20
27    end
28
29 endmodule

```