

```
and_gate.v
  // output trebuie pus prima data
  // 'input a' == 'input [0:1]a'
3 // in mod normal, a va fi reprezentat pe un bit
  module and_gate(output o, inpu t a, input b);
       assign o=a\&b; // or and(o,a,b);
5
       // where 'and' is a primitive in verilog
6
  endmodule
8
                         (tb = textlench)
  and ate to v
  module and_gate_tb;
2
      // inputs
      // folosim reg pt a asigna valori variabilelor
3
4
5
      reg b;
6
7
      // outputs
      // wire pt ca folosim always
8
9
      wire o:
10
      // 'main' este numele primul modul
11
      // 'uut' == unit under test
12
      // 'dut' == device under test
13
      // nu are importanta ce folosim aici
14
      and_gate uut(
15
           .0(0),
16
17
           .a(a),
          .b(b)
18
19
      // .o referinta 'main' module 'o',
20
      // facem legatura cu o -ul declarat aici
21
22
23
      initial begin
          a = 0;
24
25
          b = 0;
          // asteptam 100 de nanosecunde sa fim
26
          //siguri ca operatiile s-au executat
27
          #100:
28
29
      end
30
      always begin
31
          #20 \ a = \sim a;
32
          #30 b = \sim b;
33
34
      end
35
36 endmodule
37
```

```
În fineral run toet:
   # add all your source files to the sourcefiles list
   2 # add the files separated by spaces
   3 # Example:----
   5 # set sourcefiles {mux_1s.v mux_2s.v mux2s_tb.v}
   6 #adaugam toate fisierele verilog folosite cu spatiu intre ele
   8 set sourcefiles {and_gate.v and_gate_tb.v}
   9
   10
   11
   12 # set name of the top module in variable topmodule
   13 # Example:-----
   14
   15
   16 # set topmodule mux2s_tb
   17 #adaugam numele modulului de instantiere
   18 set topmodule and_gate_tb
   19
   21 ####DO NOT MODIFY THE SCRIPT BELLOW THIS LINE####
   23
   24 # quit current simulation if any
   25 quit -sim
   26
   27 # empty the work library if present
   28 if [file exists "work"] {vdel -all}
   29 #create a new work library
  30 vlib work
   32 # run the compiler
   33 if [catch "eval vlog $sourcefiles"] {
         puts "correct the compilation errors"
         return
   35
   36 }
   38 vsim -voptargs=+acc $topmodule
Pentru a simula:
            1 do run tret
             2. add wave
            3. run - all
In fizierul pri tel:

> vom avea de modificat numele ficierului + modului

> vom avigna led-wi i switch-wi pt varialile

output input
```

```
1 project_new example1 -overwrite
3 set_global_assignment -name FAMILY MAX10
4 set_global_assignment -name DEVICE 10M50DAF484C7G
6 set_global_assignment -name BDF_FILE example1.bdf
8 //adaugam numele la fisierul verilog folosit
10 set_global_assignment -name VERILOG_FILE and_gate.v
11
12 set_global_assignment -name SDC_FILE example1.sdc
13
14 //adaugam numele la fisierul verilog folosit dar fara extensia '.v'
15
16 set_global_assignment -name TOP_LEVEL_ENTITY and_gate
  set_location_assignment -to clk PIN_AH10
17
19 //aici scriem pinii pe care ii folosim pt switch-uri si led-uri
20
21 set_location_assignment PIN_C10 -to a ;# SW[0]
22 set_location_assignment PIN_C11 -to b ;# SW[1]
23
24 set_location_assignment PIN_A8 -to o ;# LED[0]
25
26
27 load_package flow
28 execute_flow -compile
30 project_close
```