

CSC 411 Computer Organization (Spring 2024) Lecture 13: RISC-V conditionals and loops Prof. Marco Alvarez, University of Rhode Island





Practice

► What are the values in registers x9, x8, and x7?

Disclaimer

Some figures and slides are adapted from:

Computer Organization and Design (Patterson and Hennessy)

The Hardware/Software Interface

COMPUTER ORGANIZATION
AND DESIGN RISC-V EDITION
THE HARDWARE SOFTWARE INTERFACE

So far ...

Addition / subtraction

add rd, rs1, rs2
sub rd, rs1, rs2

Add immediate

addi rd, rs1, imm

▶ Load / store

lw rd, imm(rs1)
sw rs2, imm(rs1)

Larger constants

- Most constants are small
 - · 12-bit immediate field is sufficient
- Using larger constants (32 bits)

lui rd, constant

 copies a 20-bit constant to bits [31:12] of rd and clears remaining bits to 0

addi x1, x0, 2046 addi x2, x0, 2047 addi x3, x0, 2048 addi x4, x0, 2049 lui x5, 200000

addi x6, x5, 2000

x1 (ra) 2046 0x000007fe 0b00000000000000000000011 2047 x2 (sp) 0x000007ff 0b00000000000000000000011 x3 (gp) -2048 0xfffff800 0b1111111111111111111100 x4 (tp) -20470xfffff801 0b1111111111111111111100 x5 (t0) 819200000 0x30d40000 0b00110000110101000000000 x6 (t1) 819202000 0x30d407d0 0b00110000110101000000011

Logical operations

Instructions for bitwise manipulation

Logical operations	C operators	Java operators	RISC-V instructions
Shift left	<<	<<	sll, slli
Shift right	>>	>>>	srl, srli
Shift right arithmetic	>>	>>	sra, srai
Bit-by-bit AND	&	&	and, andi
Bit-by-bit OR			or, ori
Bit-by-bit XOR	٨	۸	xor, xori
Bit-by-bit NOT	~	~	xori

Branches

- A branch is a change of control flow
 - conditional branch
 - change control to a labeled instruction if a condition is true
 - beq, bne, blt, bge, bltu, bgeu

- unconditional branch
 - · change control unconditionally
 - **j** (jump)

Branch instructions

Conditional branch	Branch if equal	beq x5, x6, 100	if (x5 == x6) go to PC+100	PC-relative branch if registers equal
	Branch if not equal	bne x5, x6, 100	if (x5 != x6) go to PC+100	PC-relative branch if registers not equal
	Branch if less than	blt x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less
	Branch if greater or equal	bge x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal
	Branch if less, unsigned	bltu x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less, unsigned
	Branch if greater or equal, unsigned	bgeu x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal, unsigned
Unconditional branch	Jump and link	jal x1, 100	x1 = PC+4; go to PC+100	PC-relative procedure call
	Jump and link register	jalr x1, 100(x5)	x1 = PC+4; go to $x5+100$	Procedure return; indirect call

Practice

```
// assume f, g, h, i, j are in
// x19, x20, ...
if (i == j) {
    f = g + h;
} else {
    f = g - h;
}
```

```
main:
    # ... instructions
    bne x22, x23, label1
    add x19, x20, x21
    beq x0, x0, label2
label1:
    sub x19, x20, x21
label2:
    # ... instructions
```

Practice

```
// assume i in x22, k in x24
// base address of save in x25
while (save[i] == k) {
    i += 1;
}
```

```
main:
    # ... instructions
label3:
    slli x10, x22, 2
    add x10, x10, x25
    lw x9, 0(x10)
    bne x9, x24, label4
    addi x22, x22, 1
    beq x0, x0, label3
label4:
    # ... instructions
```

Signed vs unsigned

- Signed comparison
 - blt, bge
- Unsigned comparison
 - bltu, bgeu
- Example

```
# assume x22 stores 0xFFFFFFF
# assume x23 stores 0x00000001
# which instruction branches?
blt x22, x23, Label
bltu x22, x23, Label
```

Practice

Practice

Practice

