CSC 411

Computer Organization (Spring 2024) Lecture 17: Arithmetic operations

Prof. Marco Alvarez, University of Rhode Island


Addition/subtraction

Disclaimer


Some figures and slides are adapted from:

Computer Organization and Design (Patterson and Hennessy)

The Hardware/Software Interface



Integer addition



Overflow

- two positive operands, overflow if result's most significant bit is 1
- two negative operands, overflow if result's most significant bit is 0
- positive and negative operands, no overflow

Subtraction

 just add negative/positive counterpart of the second operand — invert all bits and add 1

Practice

Using 8 bits add:

00111001 01100

Did overflow happened?

Operation	Operand A	Operand B	Result indicating overflow
A + B	≥0	≥ 0	< 0
A + B	< 0	< 0	≥ 0
A – B	≥ 0	< 0	< 0
A – B	< 0	≥ 0	≥ 0

Multiplication


Warming-up

Multiplicand				1	0	0	0
Multiplier			Х	1	0	0	1
				1	0	0	0
			0	0	0	0	
		0	0	0	0		
	1	0	0	0			
Product	1	0	0	1	0	0	0

Practice


Using 4 bits multiply:


1011



Example

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	0011	0000 0010	0000 0000
1	1a: 1 ⇒ Prod = Prod + Mcand	0011	0000 0010	0000 0010
	2: Shift left Multiplicand	0011	0000 0100	0000 0010
	3: Shift right Multiplier	0001	0000 0100	0000 0010
2	1a: 1 ⇒ Prod = Prod + Mcand	0001	0000 0100	0000 0110
	2: Shift left Multiplicand	0001	0000 1000	0000 0110
	3: Shift right Multiplier	0000	0000 1000	0000 0110
3	1: 0 ⇒ No operation	0000	0000 1000	0000 0110
	2: Shift left Multiplicand	0000	0001 0000	0000 0110
	3: Shift right Multiplier	0000	0001 0000	0000 0110
4	1: 0 ⇒ No operation	0000	0001 0000	0000 0110
	2: Shift left Multiplicand	0000	0010 0000	0000 0110
	3: Shift right Multiplier	0000	0010 0000	0000 0110





Division

Warming-up


Quotient					1	0	0	1			
Divisor/Dividend	1	0	0	0	1	0	0	1	0	1	0
					1	0	0	0			
								1	0		
								1	0	1	
								1	0	1	0
							-	1	0	0	0
Remainder										1	0


Practice


Divide 1 0 1 1 0 0 by 1 1

Division

- ► Check for 0 divisor
- Long division approach
 - if divisor <= dividend bits
 - 1 bit in quotient, subtract
 - otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - do the subtract, and if remainder goes < 0, add divisor back
- Signed division
 - · divide using absolute values
 - adjust sign of quotient and remainder as required







Arithmetic for multimedia

SIMD instructions

- Graphics and media processing operate on values of 8-bit and 16-bit lengths
 - can use a 128-bit adder (with partitioned carry chain) and perform operations in parallel — e.g. sixteen 8-bit operations, eight 16-bit operations, or four 32-bit operations
- SIMD (single-instruction, multiple-data)
 - · a.k.a. data level parallelism, vector parallelism

