

## Homework 1

[1.2] technostanda	<b>'k Assignment:</b> Volume of sale (i.e., the ology is to be used. As ard-cell technology. The ard cell respectively. Generation cost of \$20	e number of part sume that a systence ne per-part cost is sate-array and sta	s sold) is a facto em can be imple \$ \$15, \$3, and \$2 andard-cell tech	r when o mented I for FPG	by F iA, g	FPGA, gate array or gate array, and	е
a.	Assume the number three technologies.		-			per-unit cost for the	
	-	·					
						FPGA	
						Gate arr	ay
						Standard	cell
b.	Plot the equations w		E PLOT HER		pro	gram like excel]	
		FLAC	L PLOT HER	V I			- 1

ECE 383 Page 1 of 5

## Homework 1






d. Determine the range of *N* for which gate-array technology has the minimal per-unit cost.

e. Determine the range of *N* for which standard-cell technology has the minimal per-unit cost.

ECE 383 Page 2 of 5

2. [1.3] What is the view (behavioral, structural, or physical) of the following illustration?



O Behavioral

Structural

Physical

3. [1.4] What is abstraction? Why is it important for digital system design?

4. [1.5] What is the difference between testing and verification?

5. Did you install and test Vivado? Note: Installation instructions are on the course website.

O Yes

O No

ECE 383 Page 3 of 5


- 6. Design a digital system with four bits of inputs I3 I2 I1 I0 and two bits of outputs O1 O0. At least one of the inputs is always equal to 1. The output encodes the index of the most significant 1 in the input. For example, if I3 I2 I1 I0 = 0101, then the index of the most significant 1 is 2, hence O1 O0 = 10. Hint, you will need a **don't care** somewhere. Turn in....
  - a. Complete truth table.


the selection I Birth		Inp	Outputs			
Hexadecimal Digit	13	12	11	10	01	00
0	0	0	0	0		
1	0	0	0	1		
2	0	0	1	0		
3	0	0	1	1		
4	0	1	0	0		
5	0	1	0	1		
6	0	1	1	0		
7	0	1	1	1		
8	1	0	0	0		
9	1	0	0	1		
Α	1	0	1	0		
В	1	0	1	1		
С	1	1	0	0		
D	1	1	0	1		
E	1	1	1	0		
F	1	1	1	1		

Bonus: What is this device called?	

ECE 383 Page 4 of 5

b. Two 4-variable k-maps.





c. Minimal SOP expressions for O1 and O0

00



d. VHDL code for the circuit pushed to Github and shared with your instructor.

ECE 383 Page 5 of 5