

HW Input Bits									Control Output Bits																										
	27	26	25	24	23	22	21	20	RFW	EXTop1	EXTop0	ALUSrcB	ALUSrcA	ALUOp2	ALUOp1	ALUOp0	PCSel1	PCSel0	RR0Sel1	RR0Sel0	RR1Sel0	RR2Sel0	WR0Sel1	WR0Sel0	WD0Sel	MR	MW	CPSRW	SHen	Decode Rom					
add(r)	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10000000000000000000000000000000	00001000	20		
add(i)	0	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10010000000000000000000000000000	00101000	20		
mov(r)	0	0	0	1	1	1	0	1	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	10000110000010000000000000000000	00011010			
mov(i)	0	0	1	1	1	1	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10010110000000000000000000000000	00111010			
sub(r)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10000010000000000000000000000000	00000100			
sub(i)	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10010010000000000000000000000000	00100100			
rsh(r)	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10001000000000000000000000000000	00000110			
rsh(i)	0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10011000000000000000000000000000	00100110			
and(r)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10001010000000000000000000000000	00000000		
and(i)	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10011010000000000000000000000000	00100000		
cmp(r)	0	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	00000010000000000000000000000000	00010101			
cmp(i)	0	0	1	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00010010000000000000000000000000	00110101		
mem(r)	0	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	10011100000000000000000000000000	00111100		
ld(r)	0	0	0	0	1	1	0	1	0	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	11100110011000000000000000000000	00011010		
ld(i)	0	0	0	0	1	1	0	1	0	1	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	11110110011000000000000000000000	00011010		
ldr(r)	0	0	0	1	1	0	1	0	1	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	11100110011000000000000000000000	00011010		
ldr(i)	0	0	0	0	1	1	0	1	0	1	1	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	11110110011000000000000000000000	00011010		
asr(r)	0	0	0	0	1	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	11100110011000000000000000000000	00011010		
asr(i)	0	0	0	0	1	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	11110110011000000000000000000000	00011010		
lsh(r)	0	0	0	0	1	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	11100110011000000000000000000000	00011010		
lsh(i)	0	0	0	0	1	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	11110110011000000000000000000000	00011010		
ldh(r)	0	1	1	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1	100000000000100010001	01110001		
ldh(i)	0	1	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	10110010000000000000000000000000	01010001		
ldsh(r)	0	1	0	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	10110000000000000000000000000000	01011001		
ldsh(i)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	1	000000000000100001001	01110000	
stb(r)	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	00110010000100000000000000000000	01010000		
stb(i)	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	00110000000100000000000000000000	01010000		
stsh(r)	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	00110000000100000000000000000000	01011000		
stsh(i)	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	00110000000100000000000000000000	01011000		
mul	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	10000100010001000000000000000000			
b	1	0	1	0	1	0	X	X	X	X	X						0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	01010001010000000000000000000000			
br	1	0	1	0	1	1	X	X	X	X	X						1	0	0	0	1	0	0	0	1	0	0	0	0	0	0	11010001010001100000000000000000			
brs	0x12FFF1																1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	00000001000000000000000000000000			















