


Project 05

Extra Credit: Priority Encoder



a_0	a_1	a_2	a_3	n_1	n_0
0	0	0	0	0	0
0	0	0	1	1	1
0	0	1	0	1	0
0	0	1	1	1	1
	.		-		.
	:				:
	:				:
	!				!
	.				.

a_0, a_1, a_2, a_3, a_4	$a_2 n, n-$
2^5 rows	
$= 32$	

NUX

Processor Components


Digital Register with CLR

Register File \rightarrow Decoder with Enable


ALU


32 bit
Register w/ CLR

synchronous clear



Register File with 4 registers







Res File Full ✓

_____ Ally _____ Allyson

ALU



ALUop		
0	ADD	}
1	SUB	
2	MUL	
3	LSL	
4	LSR	



- ⓐ N neg
- ⓐ Z zero
- ⓐ C carry
- ⓐ V over flow