(5315-01 Processor Design Components

Coding Pate representation Memory RISC-V Assombly RISC-V Machine Code

RISC-V Emulator Cache Dreign

Digital Design

Processor Design

Instruction Set Architecture (ISA)

Micro architecture

Architecture Computer Micro architecture Instruction Sct Architecture Digital Design Machine code Legisters HDL Schematic Memory flandware Entry Description Visial Lunguage Ver: bog VHOC CHISEL

Processor Design

Morris Law

The number of transistors doubles every 1.5 years.

incremed sixe

Two micro architecture increased density

Single-cycle processor

This

Pipelined Processor

Class

Super scalar

Out of order execution

Speculative execution

Lab 05 -> Lab 06 -> Project 06


Vingl-cycle

VISC-V


Single Cycle Processor Control lines) Inst Decades Pik deta path

Resister File

Read up to two register uclues on a single clock cycle and we write to one resister. XO (zero) will always be O, connot update.



Disital Prayister Adding CLP to Q D 646.7 CLK Reg CLK 1 EN END CLR [] 64 6.7 Res with CLR Syndronous clea/



Decader with EN

