CS315-02 Advanced Architecture Project07 Advanced Arch Disital Design Schenctic Design HDL Hardware Description Langueses Verilog VHDL (IEEE) PYHOL CHISEL (Scala) Pilclining 0 1 2 3 4 5 6 7 D D D D D D io in iz iz beg


Branch Prediction

begr [IF]
Next
PC+4)

TF

TA

Caches



L3 CACUE UNIFIED

Super Scalar Execution

Multiple issue

Two pipeline

add to, fi, tz | IF | DR | EX | W | W | Sub nogal, 97 | IF | DR | EX | M | W

VLIW - Very Large Instruction Word

EPIC - Explicitly Parallel Instruction Comp

(Intul)

Itanium

1W. IV. IW. 1W. 1W.

Out of Order execution	
ld to, (+1)	
add +2, 63, 44	
mul 50,81,82	
J J D -	
Commit Stage	
Speculative Execution	
Multicore	
Vector Instructions S	IMD
1 6 C 10 C + 015 (10 C 3 C C C C C C C C C C C C C C C C C	9

