
C5326-01 Concorrency and Locks


Project 03 -> Queue/List based Scheduling

XNB Book: Chapters 6 and 7

Concorrency



Shared Memory architecture



Mamori

Racz conditions

Process A

Process B

$$A^{1} \times = \times + 1$$
 $X = \times + 2$

possible volves

Process A

Process B

Rossible interleavings

A1 5060
A2 5065041
B2
B3 x650 x=1
B3
A1
B2 5065042
A2
B3 x650 x=3
A3
X=3

Al roto

Bl roto

Al rotot

roto

Al ro

Lace, tion

Lochs int X=0; lock x_lock=0; Process B P10088 A -> acquire (Ax-loch) Daguire (&x-16ch) Trelease (da-loch)


Atomically (ritical 1 = x + 2; release (Ax-10ch)

Section

Spinlochs

acquire (int * lock) &

while (*lock == 1); does *loch = 1



Atomic swed address velve while (atomic-swed (lock)) == 1)