


CS 326-02 Concurrency and Locks

Project 03 - Queue/List based scheduling


xv6 Book : Chapters 6 and 7

Concurrency



Shared

memory
architecture



Race conditions

int x = 0;

process A
A1 x = x + 1

process B
B1 x = x + 2

What are the possible values of x?

#1 A1 x = 1
B1 x = 3

B1 x = 2
A1 x = 3

int x = 0;

Process A

A1 ld r0, [x]

A2 addi r0, r0, #1

A3 sd r0, [x]

Process B

B1 ld r0, [x]

B2 addi r0, r0, #2

B3 sd , [x]

Possible interleavings

A1	$r_0 \leftarrow 0$	B1
A2	$r_0 \leftarrow r_0 + 1$	B2
A3	$x \leftarrow r_0 \quad x = 1$	B3
B1	$r_0 \leftarrow 1$	A1
B2	$r_0 \leftarrow r_0 + 2$	A2
B3	$x \leftarrow r_0 \quad \boxed{x = 3}$	A3

A1	$r_0 \leftarrow 0$
B1	$r_0 \leftarrow 0$
A2	$r_0 \leftarrow r_0 + 1 \quad r_0 = 1$
A3	$x \leftarrow r_0 \quad x = 1$
B2	$r_0 \leftarrow r_0 + 2 \quad r_0 = 2$
B3	$x \leftarrow r_0 \quad \boxed{x = 2}$

A1	$r_0 \leftarrow 0$
B1	$r_0 \leftarrow 0$
B2	$r_0 \leftarrow r_0 + 2$
B3	$x \leftarrow r_0 \quad x = 2$
A2	$r_0 \leftarrow r_0 + 1$
A3	$x \leftarrow r_0 \quad \boxed{x = 1}$ $x = 1$

Locks

```
int x = 0;
lock x_lock = 0;
```

Process A

```
acquire (&x_lock)
[ x = x + 1 ]
release (&x_lock)
```

Critical Section

Process B

```
acquire (&x_lock)
x = x + 2
release (&x_lock)
```

Atomic update

spinlocks

```
acquire (int *lock) {
```


```
    while (*lock == 1);  
    *lock = 1
```

```
}
```

```
release (int *lock) {
```

```
    *lock = 0;
```

```
}
```



Atomic swap

```
while (atomic_swap(&lock, 1) == 1);
```

↑
0

