


CS 631-01 Digital Design
Sequential Logic
Labob Testing
Goal N-bit Resister
SR Latch
J
Clock
Ţ
D Letch
ζ
D Lateh with CLA
).
Multiplexors
/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
D +1:p-f1-p
D flip-flop CLREN -> 1 bit Resigte
1
N. 6.7 lesister

SR Latch Set Reset PAM




SR Latch








D Latch




D Latch with CLR









D flip-flop with aR and EN