


Sequential Logic
Labob Testing
Goal: Build an N-bit Resilter
SR Latch
\mathcal{J}
Clock
7
D Latch
<u>U</u>
D Latch with CLA
Mult: plexors
) fl-p-fl-p
1 6.7
D flip-fl-p with CLN and EN-) register

CS 631-02 Digital Design







D Latch with CLR



Multiplexors





F1:1- F1. P Dlatch

Flip-flop with CLR and EN CLR.