

Department of Technology

Coursework report

Coursework Title: Second Mandatory Assignment--VHDL Programing (Autumn 2015)

Date of Submission: No. 19. 2015

I hereby certify that the work described in this report is my own work.

Submitted by

Name of the Student:	Qinghui Liu (Brian Liu)
Student Number:	888087
Email Address:	qinghui.liu@student.hbv.no
Date of Completion:	Nov. 17, 2015

ABSTRACT

This report is about the solutions on the secondary assignment – VHDL programming (autumn 2015), which mainly contains two parts: one is theoretical part, and another one is practical part.

Theoretical part is a problem that need to identify all errors contained in given VHDL code.

Practical part contains 6 VHDL programming tasks as below:

- 1. Implement an ALU capable of performing from 8 to 15 different operations.
- 2. Implement a 16 to 4 multiplexer that receives four vectors of four elements each and transmits one of those four-element vector at a time.
- 3. Implement a four digits common anode BCD to seven-segment display decoder.
- 4. Use 2 and 3 as components to implement the four-digit seven-segment display decoder.
- 5. Use a full-adder as component (implemented in one single file) to implement a four-bit ripple-carry adder.
- 6. Repeat 5, but implementing a four-bit ripple-carry adder/subtractor instead.

This report will give detail solutions to each question and task.

Table of Contents

Abstract	2
VHDL Introduction	5
VHDL Overview	5
ENTITY	5
ARCHITECTURE	5
Test Bench	5
1 Theoretical Part	6
List of errors:	6
Correct Code	
2. Practical Part	
1. ALU design	7
Overview	7
32-Bit ALU Block Diagram	7
Table of ALU Operations Sepcification	8
Entity of ALU	8
Architecture of ALU	9
Simulation	10
2. Multiplexer 16 to 4	11
Overview	11
VHDL Code	11
Simulation	12
3. BCD to 7-Segment Display	13
Overview	13
VHDL Code	14
Simulation	14
4. Four-Digit Seven-Segment Display Decoder	15
Overview	15
VHDL Code	16
Simulation	17

5. Four-Bit Ripple-Carry Adder18
Overview18
VHDL Code18
Simulation19
6. Four-Bit Ripple-Carry Adder/Subtractor20
Overview20
VHDL Code20
Simulation21
onclusion22
eferences22
ppendices22

VHDL INTRODUCTION

VHDL OVERVIEW

VHDL consists of an entity which can contain other entities as components of the top-level entity. Each entity is modeled by an entity declaration and an architecture body, as Fig. 1.o.




Fig. 1.0 VHDL Model

ENTITY

An ENTITY represents a template for a hardware block. It describes just the outside view of a hardware module – namely its interface with other modules in terms of input and output signals.

The inner operation of the entity is described by an ARCHITECTURE associated with it.

ARCHITECTURE

An ARCHITECTURE describes how an ENTITY operates. It can describe an entity in a structural style, behavioural style or mixed style.

TEST BENCH

To simulate a design containing a core, create a test bench file. The test bench should instantiate the top level module and should contain stimuli to drive the input ports of the design.

1 THEORETICAL PART

LIST OF ERRORS:

- Line 3: should remove comment, need use IEEE.numeric_std.ALL;
- o Line 5: missing 'is' at the end of line
- o Line 7: missing ';' at the end of line
- Line 9: misplacing ';' before the last ')', and missing ';' at the end of line
- o Line 10: missing ';' at the end of line
- o Line 13: missing '>' before 'o'
- Line 15: 'Q' is incompatible with 'tmp', the right statement should be ''Q <= std_logic_vector(tmp);"
- o Line 16: process() missing sensitivity list, should be -- process (CLK, CLR)
- o Line 19: "CLR = 1" is wrong, should be "if(CLR = '1')" and missing "then" at the end of line
- Line 24: should use "else" instead of "elsif"
- Line 28: should use "end process;"

CORRECT CODE

```
library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.numeric std.ALL;
 4
5
     entity counter_bin is
 6
       generic (N: integer := 4;
7
                     M : integer := 10);
 8
         port ( CLK, CLR : in STD LOGIC;
9
                  Q : out STD LOGIC VECTOR (N-1 downto 0));
10
     end counter_bin;
11
12
     architecture Behavioral of counter bin is
13
     signal tmp : unsigned (N-1 downto 0) := (others => '0');
14
    begin
15
         Q <= std logic vector(tmp);</pre>
16
         process (CLK, CLR)
17
             begin
                 if (CLK'event and CLK = '1') then
18
19
                     if (CLR = '1') then
20
                         tmp <= (others => '0');
21
                     elsif (tmp = (M-1)) then
22
                         tmp <= (others => '0');
23
24
                          tmp <= tmp +1;
25
                     end if;
26
                 end if;
27
             end process;
28
     end Behavioral;
29
```

2. PRACTICAL PART

1. ALU DESIGN

OVERVIEW

An Arithmetic/Logic Unit (ALU) is a multipurpose device capable of providing several different arithmetic and logic operations. The specific operation to be performed can be chosen by the mode select inputs.

ALU is a fundamental building block of many types of computing circuits, including the central processing unit (CPU) of computers, FPUs, and graphics processing units (GPUs). A single CPU, FPU or GPU may contain multiple ALUs. (Wikipedia, n.d.)

32-BIT ALU BLOCK DIAGRAM

The ALU will be designed has 4 inputs: clk, A(32), B(32), opco(4), and 2 outputs: Y(32) and nzco(4). As Fig. 1.1.

The **clk** input is clock signal which rising edge can trigger operations. The ALU operation is specified by the **opco(4)** input. **A** and **B** input store the two operands for ALU.

The **Y(32)** output stores the operation result specified by **opco(4)** input. The **nzco(4)** output contains flag values:

- o **nzco(3):** "Negative" flag, which indicates the result of an arithmetic operation is negative.
- o **nzco(2):** "Zero" flag, which indicates all bits of the Y bus are logic zero.
- o **nzco(1):** "Carry" flag, which conveys the carry or borrow resulting from an addition/subtraction.
- o nzco(o): "Overflow" flag, which indicates the result has exceeded the range of the Y bus.




Fig. 1.1 ALU Diagram

TABLE OF ALU OPERATIONS SEPCIFICATION

NO.	Opcode	Function	Description			
1	0000	Addition	Y<=A + B			
2	0001	Subtraction	Y<=A - B			
3	0010	Increment A	Y<=A+1			
4	0011	Increment B	Y<=B+1			
5	0100	Decrement A	Y<=A-1			
6	0101	Decrement B	Y<=B-1			
7	0110	Transfer A	Y<=A			
8	0111	Transfer B	Y<=B			
9	1000	AND	Y<=A and B			
10	1001	OR	Y<= A or B			
11	1010	NOT A	Y<= not A			
12	1011	NOT B	Y<= not B			
13	1100	A NAND B	Y<= A nand B			
14	1101	A NOR B	Y<= A nor B			
15	1110	A XOR B	Y<= A xor B			
16	1111	A EX-NOR B	Y<=not (A xor B)			

Fig. 1.2 ALU Operations Spec.

ENTITY OF ALU

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD LOGIC unsigned.ALL;
23
24 entity ALU is
25
     generic (TOTAL_BITS : natural := 32);
26
      port (
27
            clk : in std_logic;
28
            opco : in std_logic_vector(3 downto 0);
            A : in std logic vector(TOTAL BITS - 1 downto 0);
29
            B : in std_logic_vector(TOTAL_BITS - 1 downto 0);
30
            Y : out std logic vector (TOTAL BITS - 1 downto 0);
31
            nzco : out std_logic_vector(3 downto 0)
32
33
34 end ALU;
```





Fig. 1.4 Entity of 32-bit ALU

ARCHITECTURE OF ALU

```
36 architecture alu arc of ALU is
37 begin
38
       process (clk, A, B, opco)
          variable temp : std logic vector(TOTAL_BITS downto 0):= (others =>'0');
39
          variable yv: std logic vector (TOTAL BITS-1 downto 0);
40
          variable cfv, zfv: std logic;
41
42
       begin
          zfv := '0';
43
          if rising_edge(clk) then
44
             case opco is
45
                when "0000" =>
46
                   temp := ('0' & A) + ('0' & B);
47
                   yv := temp(TOTAL BITS-1 downto 0);
48
                   cfv:= temp(TOTAL_BITS);
49
50
                   nzco(0) <= yv(TOTAL BITS-1)
                               xor cfv
51
                               xor A(TOTAL BITS -1)
52
                               xor B(TOTAL BITS -1);
53
                   nzco(1) <= cfv;
54
                when "0001" =>
                                                  -- A-B
55
                   temp := ('0' & A) - ('0' & B);
56
57
                   yv := temp(TOTAL BITS-1 downto 0);
                   cfv:= temp(TOTAL_BITS);
58
59
                   nzco(0) <= yv(TOTAL_BITS-1)
                               xor cfv
60
                                xor A (TOTAL BITS -1)
61
62
                               xor B(TOTAL BITS -1);
                   nzco(1) <= cfv;
63
                when "0010" =>
                                                  -- A+1
64
                   temp := ('0' & A) + 1;
65
66
                   yv := temp(TOTAL_BITS-1 downto 0);
67
                   cfv:= temp(TOTAL BITS);
                   nzco(0) <= yv(TOTAL_BITS-1)
68
69
                                xor cfv
                               xor A(TOTAL BITS -1);
70
71
                   nzco(1) <= cfv;
                when "0011" =>
72
                                                  -- B+1
                   temp := ('0' & B) + 1;
73
74
                   yv := temp(TOTAL_BITS-1 downto 0);
75
                   cfv:= temp(TOTAL BITS);
76
                   nzco(0) <= yv(TOTAL BITS-1)
77
                               xor cfv
                               xor B(TOTAL_BITS -1);
78
79
                   nzco(1) <= cfv;
                when "0100" =>
                                                  -- A-1
80
                   temp := ('0' & A) - 1;
81
                   yv := temp(TOTAL_BITS-1 downto 0);
cfv:= temp(TOTAL_BITS);
82
83
                   nzco(0) <= yv(TOTAL BITS-1)
84
                               xor cfv
85
86
                                xor A(TOTAL BITS -1);
                  nzco(1) <= cfv;
87
                 when "1111" =>
                                                  -- EX-NOR
114
 115
                    yv := not (A xor B);
                  when others =>
116
117
                    yv := A;
              end case;
118
 119
              for i in 0 to TOTAL BITS-1 loop
120
121
                zfv:= zfv or yv(i);
              end loop;
 122
 123
              y <= yv;
124
              nzco(2) <= not zfv;
125
                                                     Fig. 1.5 Architecture of 32-bit ALU
              nzco(3) <= yv(TOTAL_BITS-1);</pre>
 126
127
           end if;
       end process;
128
129 end alu_arc;
```



```
64
       -- Clock process definitions
65
       clk process :process
       begin
66
67
          wait for clk period/2;
          clk <= not clk;
68
       end process clk process;
69
70
71
72
       -- Stimulus process
73
       opco proc: process
       begin
74
75
          wait for clk period;
76
          opco <= opco+1;
77
       end process opco proc;
78
79
       ab proc: process
80
       begin
          b <= X"7C7A7F5B";</pre>
81
82
          wait for clk period*16;
          a <= a+X"01F9FBED";
83
       end process ab proc;
84
```

Fig. 1.7 ALU Test Bench Code

Fig. 1.6 ALU Simulation Results

2. MULTIPLEXER 16 TO 4

OVERVIEW

A multiplexer (or mux) is a device that selects one of several analog or digital input signals and forwards the selected input into a single line.




Fig. 2.1 True Table of Mux 16 to 4

VHDL CODE

```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 3
 4
   entity Mux16to4v is
        Port ( Seg0, Seg1, Seg2, Seg3 : in STD LOGIC VECTOR (3 downto 0);
 5
               Sel : in STD LOGIC VECTOR (1 downto 0);
 6
                                                                   Mux16to4v
               HEX : out STD_LOGIC_VECTOR (3 downto 0));
 7
   end Mux16to4v;
 8
                                                                                  HEX(3:0
 9
10 architecture Behavioral of Mux16to4v is
11
12 begin
                                                             Seg2(3:0)
13
      HEX <= Seg0 when Sel="00" else
                                                             Seg3(3<u>:0)</u>
14
             Seg1 when Sel="01" else
15
              Seg2 when Sel="10" else
                                                             Sel(1:0)
              Seg3 ;
16
17
18 end Behavioral;
                                                                   Mux16to4v
```

Fig. 2.2 VHDL Code of Mux 16 to 4

Name	Value	0 ns	100 ns		200 ns	L	300 ns		400 ns		500 ns		600 ns	L	700 ns	1	800 ns	1 1 1	900 ns	
seg0[3:0]	0100	00	000			00	01			00	10			00	11			01	100	
Seg1[3:0]	1100	00	000			00	11			01	10			10	01			11	100	
Seg2[3:0]	1100	(00	000			01	11			11	10			01	01			11	100	
▶ 🔣 seg3[3:0]	0100	(00	000			01	01			10	10			11	11			0:	100	
▶ 😽 sel[1:0]	1	0 1	2 X	3	0		2	3	0	1	2	3	0		2	3	(O X	1	2	(3)
▶ ा hex[3:0]	1100	00	000		0001	0011	0111	0101	0010	0110	1110	1010	0011	1001	0101	1111	0100	11	100	0100

```
-- Stimulus process
54
55
       stim_proc_sel: process
56
          wait for 50 ns;
57
58
          sel <= sel + 1;
59
       end process;
60
       stim proc seg: process
61
       begin
62
          wait for 200 ns;
63
          seg0 <= seg0+1;
64
          seg1 <= seg1+3;
65
          seg2 <= seg2+7;
66
          seg3 <= seg3+5;
67
       end process;
68
```

Fig. 2.4 Mux16to4 Test Bench

Fig. 2.3 Simulation Results of Mux16to4

3. BCD TO 7-SEGMENT DISPLAY

OVERVIEW

Binary Coded Decimal (BCD) to 7-Segment Display Decoder provides a very convenient way of displaying information or digital data with 7-segment LED (Light Emitting Diode), as Fig. 3.1

A standard 7-segment LED display generally has 8 input connections, one for each LED segment and one that acts as a common terminal or connection for all the internal display segments. Some single displays have also have an additional input pin to display a decimal point in their lower right or left hand corner.

There are two important types of 7-segment LED digital display.

- o The Common Cathode Display (CCD)
- o The Common Anode Display (CAD) They can be made to display a variety of numbers or characters, as Fig. 3.2



Fig. 3.2 7-Segment Display Elements

A truth table can be giving the segments that need to be illuminated in order to produce the required character as shown below, as Fig 3.3




Fig. 3.1 BCD to 7-Segment Decoder

Character	a	b	С	d	е	f	g
0	0	0	0	0	0	0	1
1	1	0	0	1	1	1	1
2	0	0	1	0	0	1	0
3	0	0	0	0	1	1	0
4	1	0	0	1	1	0	0
5	0	1	0	0	1	0	0
6	0	1	0	0	0	0	0
7	0	0	0	1	1	1	1
8	0	0	0	0	0	0	0
9	0	0	0	0	1	0	0
A	0	0	0	1	0	0	0
b	1	1	0	0	0	0	0
С	0	1	1	0	0	0	1
d	1	0	0	0	0	1	0
E	0	1	1	0	0	0	0
F	0	1	1	1	0	0	0

Fig. 3.3 Truth Table for a 7-segment display

VHDL CODE

```
4 entity BCDto7seg is
         Port ( HEX : in STD_LOGIC_VECTOR(3 downto 0);
 5
 6
                Dec : out STD LOGIC VECTOR(6 downto 0)
               );
8 end BCDto7seg;
10 architecture BCD arc of BCDto7seg is
      signal digit : std_logic_vector(6 downto 0);
11
12
      process (HEX)
13
14
          variable sel : std logic vector(3 downto 0);
15
       begin
          sel := HEX;
16
17
          case sel is
             when x"0" => digit <= "0000001"; -- display 0;
18
             when x"1" => digit <= "1001111"; -- display 1;
19
             when x"2" => digit <= "0010010"; --display 2;
20
             when x"3" => digit <= "0000110"; --display_3;
21
             when x"4" => digit <= "1001100"; --display 4;
22
             when x"5" => digit <= "0100100"; -- display 5;
23
             when x"6" => digit <= "0100000"; --display_6;
24
             when x"7" => digit <= "0001111";--display_7;</pre>
25
             when x"8" => digit <= "00000000";--display_8;
26
             when x"9" => digit <= "0000100"; -- display_9;
27
28
             when x"A" => digit <= "0001000"; --display A;
             when x"b" => digit <= "1100000";--display b;
29
             when x"C" => digit <= "0110001"; -- display C;
30
             when x"d" => digit <= "1000010";--display_d;</pre>
31
             when x"E" => digit <= "0110000"; --display_E;
32
             when others => digit <= "0111000"; -- display F;
33
34
          end case;
       end process;
35
      Dec<= digit;
36
37 end BCD arc;
```





Fig. 3.4 BCDto7Seq Code






Fig. 3.6 BCDto7Seq Test Bench

Fig. 3.5 Simulation Results

4. FOUR-DIGIT SEVEN-SEGMENT DISPLAY DECODER

OVERVIEW

This decoder contains several different parts. A counter is provided to provide the timing for the anode select lines (AN₃-AN₀). The two bits of the counter are also used to select the digit (and digit point) that is driven on the display. Using the top-two bits of a binary counter ensures that each digit will be driven for the same amount of time, as Fig. 4.1

This decoder also contains two multiplexers. One multiplexer is used to select the appropriate 4-bit segment input to display. This is a 4-bit, 4 to 1 multiplexer. The second multiplexer is used to select the appropriate decimal point to display. The controller also contains two decoders: one decoder is used to decode the four-bit value into the seven segment signals and the second decoder is used to decode the two-bit anode_select signal and generate the four independent anode control signals.




Fig. 4.1 Four_Bit-7Seq-Display Diagram




Fig. 4.2 Four_Bit-7Seg-Decocer

VHDL CODE

```
-- define component 2to4 decoder for anode_select
                                                                           107 --- build 4 digit 7-segment display
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
                                                                             108 library IEEE;
109 use IEEE.STD_LOGIC_1164.ALL;
110 use IEEE.STD_LOGIC_UNSIGNED.ALL;
    entity Decoder2to4 is
                                                                             111 use IEEE.numeric std.ALL;
                                                                             112
            A : in std_logic_vector(1 downto 0);
AN : out std_logic_vector(3 downto 0)
                                                                             113 entity fd7d is
                                                                             114
                                                                                               clk: in std_logic;
10 end Decoder2to4;
                                                                             115
                                                                                               seg0, seg1, seg2, seg3 : in std_logic_vector(3 downto 0);
DP : in std_logic_vector(3 downto 0);
segments : out std_logic_vector(6 downto 0);
                                                                             116
   architecture dec_arc of Decoder2to4 is
                                                                             117
                                                                             118
        AN <= "1110" when A="00" else

"1101" when A="01" else

"1011" when A="10" else
                                                                                               dp_out : out std_logic;
                                                                             119
15
                                                                             120
                                                                                               an_out : out std_logic_vector(3 downto 0)
                                                                             121
                                                                                               ):
               "0111";
                                                                             122
18
                                                                             123 end fd7d;
        - define component Mux4tol for dp_select
                                                                             125 architecture Behavioral of fd7d is
21
   library IEEE;
use IEEE.STD LOGIC 1164.ALL;
                                                                             126
                                                                                        COMPONENT Mux4to1
22
                                                                             127
                                                                                        PORT (
                                                                                           inp : IN std_logic_vector(3 downto 0);
sel : IN std_logic_vector(1 downto 0);
                                                                             128
24 entity Mux4tol is
                                                                             129
                                                                                            oup : OUT std_logic
                                                                             130
              inp : in std_logic_vector(3 downto 0);
sel : in std_logic_vector(1 downto 0);
oup : out std_logic
26
                                                                             131
                                                                             132
                                                                                        END COMPONENT:
28
                                                                             133
                                                                                        COMPONENT Mux16to4
30 end Mux4tol;
                                                                             134
                                                                                        PORT (
                                                                                           seg0 : IN std logic vector(3 downto 0);
seg1 : IN std logic vector(3 downto 0);
seg2 : IN std logic vector(3 downto 0);
32 architecture mux4_arc of Mux4tol is
                                                                             135
   begin
                                                                             136
       with sel select
                                                                             137
        oup <= inp(3) when "00",
inp(2) when "01",
inp(1) when "10",
                                                                             138
                                                                                            seg3 : IN std logic vector (3 downto 0);
36
                                                                             139
                                                                                            sel : IN std_logic_vector(1 downto 0);
                                                                             140
                                                                                            o_hex : OUT std_logic_vector(3 downto 0)
               inp(0) when others;
                                                                             141
                                                                                            ):
                                                                                        END COMPONENT;
40 end mux4_arc;
                                                                             142
                                                                                        COMPONENT Decoder2to4
                                                                             143
41
42 --- define component Mux16to4vector for digit_select
43 library IEEE;
44 use IEEE.SID_LOGIC_1164.ALL;
                                                                             144
                                                                                        PORT (
                                                                             145
                                                                                            A : IN std_logic_vector(1 downto 0);
                                                                             146
                                                                                            AN : OUT std logic vector (3 downto 0)
                                                                             147
    entity Mux16to4 is
                                                                                        END COMPONENT;
                                                                             148
47
                                                                                        COMPONENT BCDto7seg
                                                                             149
               seg0, seg1, seg2, seg3 : in std_logic_vector(3 downto
               sel : in std_logic_vector(1 downto 0);
o_hex: out std_logic_vector(3 downto 0)
                                                                             150
49
                                                                             151
                                                                                            HEX : IN std_logic_vector(3 downto 0);
51
                                                                             152
                                                                                            Dec : OUT std_logic_vector(6 downto 0)
                                                                             153
53
   end Mux16to4;
                                                                                        END COMPONENT;
                                                                             154
                                                                             155
   architecture mux16 arc of Mux16to4 is
                                                                                        signal hex in : std logic vector(3 downto 0);
                                                                             156
                                                                             159 begin
                                                                             160
                                                                                        sel pro: process(clk)
       with sel select
58
                                                                             161
                                                                                       begin
59
         o_hex <= seg0 when "00",
                 seg1 when "01",
                                                                             162
                                                                                          if ( clk'EVENT and clk = '1' ) then
60
                   seg2 when "10"
                                                                             163
                                                                                              sel <= sel + '1';
                   seg3 when others;
                                                                                           end if;
                                                                             164
                                                                             165
                                                                                       end process ;
64 end mux16 arc;
                                                                             166
                                                                             167
                                                                                       comp0: Decoder2to4 port map(sel, an_out);
                                                                                       comp1: Mux16to4 port map(seg0, seg1, seg2, seg3,
                                                                             168
                                                                             169
                                                                                                                      sel, hex_in);
                                                                             170
                                                                                        comp2: BCDto7seg port map(hex_in, segments);
                                                                             171
                                                                                       comp3: Mux4to1 port map(DP, sel, dp out);
                                                                             172
                                                                            173 end Behavioral;
```

Fig. 4.3 Part of VHDL code for fd7d



```
-- Clock process definitions
68
       clk process :process
69
70
          wait for clk period/2;
71
             clk <= not (clk);
72
73
       end process clk process;
74
       -- segment process definitions
75
       seg proc: process
76
77
       begin
78
             wait for 4*clk period;
79
             seg0 <= seg0 + 1;
80
             seg1 <= seg1 + 1;
81
             seg2 <= seg2 + 1;
             seg3 <= seg3 + 1;
82
83
       end process seg proc;
84
```

```
-- dp input process definitions
 86
        dp proc: process (seg0, seg1, seg2, seg3)
 87
           variable no dp : integer := 0;
 88
 89
 90
              no_dp := no_dp + 1;
 91
 92
              if (no dp = 1) then
                  dp <= "1110";
 93
 94
              elsif (no dp = 2) then
                  dp <= "1101";
 95
              elsif (no dp = 3) then
 96
                  dp <= "1011";
 97
 98
              elsif (no dp = 4) then
                  dp <= "0111";
 99
100
101
                 dp <= "11111";
102
                 no dp := 0;
              end if;
103
        end process dp proc;
104
```

Fig. 4.4 Simulation Result and Test Bench

5. FOUR-BIT RIPPLE-CARRY ADDER

OVERVIEW

A ripple carry adder is a logic circuit in which the carry-out of each full adder is the carry in of the succeeding next most significant full adder. Full adder is a logic circuit that adds two input operand bits plus a Carry in bit and outputs a Carry out bit and a sum bit.


VHDL CODE

```
cout~3
 1 -- full_adder define
                                              b
 2 library IEEE;
 3 use ieee.std logic 1164.ALL;
                                                              cout~0
 4
                                                                             cout~4
 5
   entity full_adder is
 6
      port (
             a, b, cin : in std_logic;
                                                               cout~1
            sum, cout: out std logic
8
9
            );
                                                                             sum~1
10 end full_adder;
                                                                                      sum
11
12 architecture behavior of full adder is
13 begin
     sum <= (a XOR b) XOR cin;
14
      cout <= (a AND b) or (a AND cin) or (b AND cin);
15
16 end behavior;
```

Fig. 5.1 Full Adder block and Code

```
entity nbit_adder is
22
       generic ( N : natural := 4); -- initiallize 4-bit adder
23
24
             A, B : in std_logic_vector(N-1 downto 0);
25
26
             Cin : in std_logic;
             Sum : out std_logic_vector(N-1 downto 0);
27
28
             Cout : out std_logic
29
           );
30 end nbit_adder;
31
                                                                                                         Ci
                                                Со
32 architecture behavior of nbit adder is
33
      component full_adder
34
35
               a, b, cin : in std_logic;
                                                                      F.A
                                                                                                 F.A
                sum, cout: out std logic
36
                                                                                 c2
37
       end component;
38
       signal co : std_logic_vector(N downto 0);
                                                           83
                                                                         S2_
                                                                                       $1
39
40 begin
41
       co(0) <= Cin;
       Cout <= co(N-1);
42
43
       GEN: for i in 0 to N-1 generate
44
         nb adder: full adder port map(A(i), B(i), co(i),
45
                                        Sum(i), co(i+1) );
46
       end generate GEN;
47
48
49 end behavior;
```

Fig. 5.2 Four-Bit Full Adder Block and Code



```
51
       -- Stimulus process
52
       stim_proc: process
53
       begin
54
          wait for 50 ns;
          A <= A+1;
55
56
          B \le B+3;
57
          Cin <= not Cin;
58
       end process;
```

Fig. 5.3 Simulation result and test bench

6. FOUR-BIT RIPPLE-CARRY ADDER/SUBTRACTOR

OVERVIEW

An adder–subtractor is a circuit that is capable of adding or subtracting numbers. A 4-bit ripple-carry adder–subtractor based on a 4-bit adder that performs two's complement on $\bf A$ when $\bf MOD = 1$ to yield $\bf Sum = B - A$.

VHDL CODE

```
cout~3
1 -- full adder define
2 library IEEE;
                                             cin ____
3 use ieee.std logic 1164.ALL;
                                                              cout~0
                                                                             cout~4
4
5 entity full_adder is
                                                                                      cout
      port (
6
             a, b, cin : in std_logic;
             sum, cout: out std logic
8
                                                                             sum~1
9
            );
10 end full_adder;
                                                                                      sum
11
12 architecture behavior of full adder is
13 begin
14
     sum <= (a XOR b) XOR cin;
      cout <= (a AND b) or (a AND cin) or (b AND cin);
15
16 end behavior;
```

```
22 entity add sub is
      generic ( N : natural := 4); -- initiallize 4-bit adder/substractor
23
24
             A, B : in std_logic_vector(N-1 downto 0);
25
             Mode : in std logic;
26
27
             Sum : out std logic vector (N-1 downto 0);
            Cout : out std logic
28
           );
29
30 end add sub;
31
32 architecture fbas arc of add sub is
     component fulladder
33
34
         port (
               a, b, cin : in std_logic;
35
               sum, cout: out std logic
36
37
              );
38
      end component;
      signal co : std_logic_vector(N downto 0);
39
40
       signal xorB : std logic vector (N-1 downto 0);
41
   begin
      co(0) <= Mode;
42
      Cout \leq co(N-1);
43
44
45
     SUB: for i in 0 to N-1 generate
        mod b: xorB(i) <= B(i) XOR Mode;
46
      end generate SUB;
47
48
      GEN: for i in 0 to N-1 generate
49
         nb adder: fulladder port map(A(i), xorB(i), co(i),
50
                                       Sum(i),co(i+1));
51
       end generate GEN;
52
53 end fbas_arc;
```






Fig. 6.1 Simulation result and test bench

CONCLUSION

In this coursework, I have designed, implemented a 32 bit ALU, a Mux16to4, a BCDto7Segment Display, a Four-digit 7-Segment Display Decoder, a 4-Bit Ripple-Carry Adder, and 4-bit Ripple-Carry Adder/Substractor.

All the above design are then verified to see whether they match theoretically or not. All above given simulation waveforms show that they match completely thereby verifying our desired results.

Through this coursework, I have mastered the basic VHDL programming skills and simulation test bench method.

REFERENCES

- [1]. https://www.youtube.com/watch?v=r8xVQ3ThQK8
- [2]. Geetanjali, Nishant Tripathi, VHDL Implementation of 32-Bit Arithmetic Logic Unit (Alu)
- [3]. http://vhdlguru.blogspot.no/2011/06/vhdl-code-for-simple-alu.html
- [4]. https://en.wikipedia.org/wiki/Arithmetic_logic_unit
- [5]. https://en.wikipedia.org/wiki/Adder%E2%80%93subtractor
- [6]. https://en.wikipedia.org/wiki/Adder_(electronics)
- [7]. http://ece32oweb.groups.et.byu.net/labs/Lab3-SevenSegmentDisplay/SevenSegmentDecoder.html
- [8]. Spartan-3 Starter Kit Board User Guide http://ece32oweb.groups.et.byu.net/resources/S3BOARD-rm.pdf
- [9]. Nexys3 Reference Manual Revision: April 10, 2013
- [10]. http://www.electronics-tutorials.ws/combination/comb_6.html
- [11]. https://en.wikipedia.org/wiki/Multiplexer
- [12]. http://www.circuitstoday.com/ripple-carry-adder
- [13]. http://1.bp.blogspot.com/-

Jq5PlCZle18/TsLQcUfUe4l/AAAAAAAAAAANk/71sLNGltC3s/s1600/Capture6.PNG

APPENDICES

[1]. VHDL Source Code : VHDL_ASG.rar