Arithmetic Logic Unit (ALU)

Introduction to Computer Yung-Yu Chuang

with slides by Sedgewick & Wayne (Introcs.cs.princeton.edu), Nisan & Schocken (www.nand2tetris.org) and Harris & Harris (DDCA)

Binary addition

Assuming a 4-bit system:

- Algorithm: exactly the same as in decimal addition
- Overflow (MSB carry) has to be dealt with.

Let's Make an Adder Circuit

Goal. x + y = z for 4-bit integers.

- We build 4-bit adder: 9 inputs, 4 outputs.
- Same idea scales to 128-bit adder.
- Key computer component.

	1	1	1	0
	2	4	8	7
+	3	5	7	9
	6	0	6	6


Representing negative numbers (4-bit system)

0	0000		
1	0001	1111	-1
2	0010	1110	-2
3	0011	1101	-3
4	0100	1100	-4
5	0101	1011	-5
6	0110	1010	-6
7	0111	1001	-7
		1000	-8

- The codes of all positive numbers begin with a "0"
- The codes of all negative numbers begin with a "1"
- To convert a number: leave all trailing 0's and first 1 intact, and flip all the remaining bits

Let's Make an Adder Circuit

Step 1. Represent input and output in binary.




	1	1	0	0
	0	0	1	0
+	0	1	1	1
	1	0	0	1


	x ₃	\mathbf{x}_2	x ₁	\mathbf{x}_0
+	Y ₃	Y ₂	y 1	\mathbf{y}_0
	z ₃	\mathbf{z}_2	\mathbf{z}_1	\mathbf{z}_0

1-bit half adder

We add numbers one bit at a time.







Let's Make an Adder Circuit

Goal. x + y = z for 4-bit integers.

Step 2. [first attempt]

Build truth table.




				4-B	it Add	der Tr	uth To	able						
C ₀	x ₃	x ₂	\mathbf{x}_1	x ₀	У3	Y ₂	У1	У0	z ₃	z ₂	z_1	z ₀		
0	0	0	0	0	0	0	0	0	0	0	0	0)	
0	0	0	0	0	0	0	0	1	0	0	0	1		
0	0	0	0	0	0	0	1	0	0	0	1	0		
0	0	0	0	0	0	0	1	1	0	0	1	1	>	28+1 = 512 rows!
0	0	0	0	0	0	1	0	0	0	1	0	0		
•		•		•	•	•	•	•	•	•	•	•		
1	1	1	1	1	1	1	1	1	1	1	1	1		

Q. Why is this a bad idea?


A. 128-bit adder: 2^{256+1} rows >> # electrons in universe!

1-bit full adder



Х	у	C_{in}	C _{out}	s

8-bit adder



Let's Make an Adder Circuit

Goal.
$$x + y = z$$
 for 4-bit integers. $c_{out} c_3 c_2 c_1 c_0 = 0$

Step 2. [do one bit at a time] $c_3 c_2 c_1 c_0 = 0$

- Build truth table for carry bit.
 Build truth table for summand bit.

Carry Bit							
x _i	Yi	Ci					
0	0	0	0				
0	0	1	0				
0	1	0	0				
0	1	1	1				
1	0	0	0				
1	0	1	1				
1	1	0	1				
1	1	1	1				

Summand Bit							
$\mathbf{x}_{\mathbf{i}}$	Yi	Ci	zi				
0	0	0	0				
0	0	1	1				
0	1	0	1				
0	1	1	0				
1	0	0	1				
1	0	1	0				
1	1	0	0				
1	1	1	1				

Let's Make an Adder Circuit

Goal. x + y = z for 4-bit integers.

Step 3.

• Derive (simplified) Boolean expression.

Carry Bit							
\mathbf{x}_{i}	Yi	ci	c_{i+1}	MAJ			
0	0	0	0	0			
0	0	1	0	0			
0	1	0	0	0			
0	1	1	1	1			
1	0	0	0	0			
1	0	1	1	1			
1	1	0	1	1			
1	1	1	1	1			


Summand Bit							
x_i	Yi	ci	z _i	ODD			
0	0	0	0	0			
0	0	1	1	1			
0	1	0	1	1			
0	1	1	0	0			
1	0	0	1	1			
1	0	1	0	0			
1	1	0	0	0			
1	1	1	1	1			

Let's Make an Adder Circuit

Goal. x + y = z for 4-bit integers.


Step 4.

- Transform Boolean expression into circuit.
- Chain together 1-bit adders.




Adder: Interface ← carry in **ADD** carry out →- Z_3 Z_1 z_2

Adder: Component Level View



Adder: Switch Level View



Subtractor

Subtractor circuit: z = x - y.

One approach: design like adder circuit

Subtractor


Subtractor circuit: z = x - y.


- One approach: design like adder circuit
 Better idea: reuse adder circuit
- - 2's complement: to negate an integer, flip bits, then add 1

Subtractor

Subtractor circuit: z = x - y.

- One approach: design like adder circuit
- Better idea: reuse adder circuit
 - 2's complement: to negate an integer, flip bits, then add 1






4-Bit Subtractor Implementation

Shifter

Only one of them will be on at a time.



4-bit Shifter

Shifter

	Z ₀	Z ₁	Z ₂	Z ₃
S ₀				
- 1				
S ₂ S ₃				
S ₃				


Shifter

	Z ₀	Z ₁	Z ₂	Z ₃
s ₀	x ₀	x_1	X ₂	X ₃
s ₀ s ₁	0	x ₀	x_1	X_2
S ₂	0	0	X ₀	X ₁
S ₃	0	0	0	X ₀

$$z0 = s0 \cdot x0 + s1 \cdot 0 + s2 \cdot 0 + s3 \cdot 0$$

 $z1 = s0 \cdot x1 + s1 \cdot x0 + s2 \cdot 0 + s3 \cdot 0$
 $z2 = s0 \cdot x2 + s1 \cdot x1 + s2 \cdot x0 + s3 \cdot 0$
 $z3 = s0 \cdot x3 + s1 \cdot x2 + s2 \cdot x1 + s3 \cdot x0$

Shifter



Right-shifter

$$z0 = s0 \cdot x0 + s1 \cdot 0 + s2 \cdot 0 + s3 \cdot 0$$


 $z1 = s0 \cdot x1 + s1 \cdot x0 + s2 \cdot 0 + s3 \cdot 0$
 $z2 = s0 \cdot x2 + s1 \cdot x1 + s2 \cdot x0 + s3 \cdot 0$
 $z3 = s0 \cdot x3 + s1 \cdot x2 + s2 \cdot x1 + s3 \cdot x0$

N-bit Decoder


N-bit decoder

N address inputs, 2^N data outputs

Addresses output bit is 1;
 all others are 0



3-Bit Decoder Interface




3-Bit Decoder Implementation


N-bit Decoder

N-bit decoder

- N address inputs, 2^N data outputs
- Addresses output bit is 1;
 all others are 0




3-Bit Decoder Interface



24

2-Bit Decoder Controlling 4-Bit Shifter

Ex. Put in a binary amount r_0r_1 to shift.



Right-shifter with decoder

Arithmetic Logic Unit

Arithmetic logic unit (ALU). Computes all operations in parallel.

- Add and subtract.
- Xor.
- And.
- . Shift left or right.

Q. How to select desired answer?

1 Hot OR


1 hot OR.


- All devices compute their answer; we pick one.
- Exactly one select line is on.
- Implies exactly one output line is relevant.

$$x \cdot 1 = x$$

 $x \cdot 0 = 0$

$$x + 0 = x$$






27

Bus

16-bit bus

- Bundle of 16 wires
- Memory transfer Register transfer



8-bit bus

- Bundle of 8 wires
- TOY memory address


4-bit bus


- Bundle of 4 wires
- TOY register address

Bitwise AND, XOR, NOT

Bitwise logical operations

- Inputs x and y: n bits each
- Output z: n bits
- Apply logical operation to each corresponding pair of bits






Bitwise And Interface


Bitwise And Implementation

TOY ALU

TOY ALU

- Big combinational logic
- 16-bit bus
- Add subtract and xor shift left shift right





Device Interface Using Buses


16-bit words for TOY memory

Device. Processes a word at a time.

Input bus. Wires on top.

Output bus. Wires on bottom.

Control Individual wires on side.



-

ALU


Arithmetic logic unit.


- Add and subtract.
- Xor.
- And.
- Shift left or right.


- Arithmetic logic unit.

 Computes all operations in parallel.
- Uses 1-hot OR to pick each bit answer.

How to convert opcode to 1-hot OR signal?








Hack ALU






Hack ALU

These bits instruct how to preset the x input		These bits instruct how to preset the y input		This bit selects between + / And	This bit inst. how to postset out	Resulting ALU output
zx	nx	zy	ny	f	no	out=
if zx then x=0	if nx then x=!x	if zy then y=0	if ny then y=!y	if f then out=x+y else out=x&y	if no then out=!out	f(x,y)=
1	0	1	0	1	0	0
1	1	1	1	1	1	1
1	1	1	0	1	0	-1
0	0	1	1	0	0	x
1	1	0	0	0	0	У
0	0	1	1	0	1	!x
1	1	0	0	0	1	!y
0	0	1	1	1	1	-x
1	1	0	0	1	1	-у
0	1	1	1	1	1	x+1
1	1	0	1	1	1	y+1
0	0	1	1	1	0	x-1
1	1	0	0	1	0	y-1
0	0	0	0	1	0	x+y
0	1	0	0	1	1	x-y
0	0	0	1	1	1	y-x
0	0	0	0	0	0	x&y
0	1	0	1	0	1	x y

Perspective

- Combinational logic
- Our adder design is very basic: no parallelism
- It pays to optimize adders
- Our ALU is also very basic: no multiplication, no division
- Where is the seat of more advanced math operations? a typical hardware/software tradeoff.

The ALU in the CPU context (a sneak preview of the Hack platform)



Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 2: Boolean Arithmetic

slide 38