
#### Recap: ALU


- Big combinational logic (16-bit bus)
- · Add/subtract, and, xor, shift left/right, copy input 2
- · A 3-bit control for 5 primary ALU operations
  - ALU performs operations in parallel
  - Control wises select which result ALU outputs




# Recap: Multiplexer

#### Goal: select from one of n k-bit buses

• Implemented by layering k n-to-1 multiplexer



Interface




#### Recap: flip flop

#### SR Flip-Flop.

• S = 1, R = 0 (set)  $\Rightarrow$  Flips "bit" on. • S = 0, R = 1 (reset)  $\Rightarrow$  Flops "bit" off.

• S = R = 0  $\Rightarrow$  Status quo.

• S = R = 1  $\Rightarrow$  Not allowed.




#### Stand-Alone Register


#### k-bit register.

- Stores k bits.
- Register contents always available on output.
- If write enable is asserted, k input bits get copied into register.

Ex: Program Counter, 16 TOY registers, 256 TOY memory locations.




16-bit Register Interface



16-bit Register Implementation

# Implementation example: TOY main memory. Use 256 16-bit registers.


• Multiplexer and decoder are combinational circuits.



Register file implementation

#### Recap: memory


TOY main memory:  $256 \times 16$ -bit register file.



# Recap: register file

TOY registers: fancy  $16 \times 16$ -bit register file.

- . Want to be able to read two registers, and write to a third in the same instructions: R1  $\leftarrow$  R2 + R3.
- 3 address inputs, 2 data outputs.
- Add extra bank of muxes for a second read port.




.

#### Clock

#### Clock.

- Fundamental abstraction: regular on-off pulse.
  - on: fetch phase
  - off: execute phase
- External analog device.
- · Synchronizes operations of different circuit elements.
- Requirement: clock cycle longer than max switching time.



# TOY Machine Architecture

Introduction to Computer Science · Robert Sedgewick and Kevin Wayne · Copyright @ 2005 · http://www.cs.Princeton.EDU/IntroCS

## The TOY Machine

Combinational circuits. ALU. Sequential circuits. Memory.
Machine architecture. Wire components together to make computer.

#### TOY machine.

- 256 16-bit words of memory.
- 16 16-bit registers.
- 18-bit program counter.
- 16 instruction types.




# Design a processor

- How to build a processor

  Develop instruction set architecture (ISA)
  - 16-bit words, 16 TOY machine instructions
  - Determine major components
    - ALU, memory, registers, program counter
  - Determine datapath requirements
    - Flow of bits
  - Analyze how to implement each instruction
    - Determine settings of control signals

#### Practice: 4-bit counter

#### Practice: stack



W	op	operation	semantics	
0	0	read	the content of stack[top] can be read from "R data"	
0	1	top	the content of top can be read from "R data"	
1	0	push	top++; write the "W data" to stack[top];	
1	1	pop	top;	


#### Build a TOY: Interface

- Instruction set architecture (ISA).
  16-bit words, 256 words of memory, 16 registers.
  Determine set of primitive instructions.
- - too narrow ⇒ cumbersome to program
  - too broad ⇒ cumbersome to build hardware
- 16 instructions.

Instructions					
0:	halt				
1:	add				
2:	2: subtract				
3:	and				
4:	xor				
5:	5: shift left				
6:	6: shift right				
7:	load address				

Instructions				
8:	load			
9:	store			
A:	load indirect			
B:	store indirect			
C:	branch zero			
D:	branch positive			
E:	jump register			
F:	F: jump and link			

#### TOY Reference Card



#	Operation	Fmt	Pseudocode
0:	halt	1	exit(0)
1:	add	1	$R[d] \leftarrow R[s] + R[t]$
2:	subtract	1	$R[d] \leftarrow R[s] - R[t]$
3:	and	1	$R[d] \leftarrow R[s] \& R[t]$
4:	xor	1	$R[d] \leftarrow R[s] \land R[t]$
5:	shift left	1	$R[d] \leftarrow R[s] \ll R[t]$
6:	shift right	1	$R[d] \leftarrow R[s] >> R[t]$
7:	load addr	2	R[d] ← addr
8:	load	2	R[d] ← mem[addr]
9:	store	2	mem[addr]
A:	load indirect	1	$R[d] \leftarrow mem[R[t]]$
B:	store indirect	1	$mem[R[t]] \leftarrow R[d]$
C:	branch zero	2	if $(R[d] == 0)$ pc $\leftarrow$ addr
D:	branch positive	2	if $(R[d] > 0)$ pc $\leftarrow$ addr
E:	jump register	1	pc ← R[t]
F:	jump and link	2	R[d] ← pc; pc ← addr


Register O always O. Loads from mem[FF] from stdin. Stores to mem[FF] to stdout.

## Design a processor

#### How to build a processor


- Develop instruction set architecture (ISA)
  - 16-bit words, 16 TOY machine instructions
- Determine major components
  - ALU, memory, registers, program counter
  - Determine datapath requirements
    - Flow of bits
  - · Analyze how to implement each instruction
    - Determine settings of control signals

Components





#### Cond. Eval.




#### Design a processor

- How to build a processor


  Develop instruction set architecture (ISA)
  - 16-bit words, 16 TOY machine instructions
- Determine major components
  - ALU, memory, registers, program counter
- . Determine datapath requirements
  - Flow of bits
  - Analyze how to implement each instruction
    - Determine settings of control signals

## Datapath



```
1-6 \text{ R[d]} \leftarrow \text{R[s]} \text{ ALU R[t]}
                                               7 R[d] \leftarrow addr
                                                                                   8 R[d] \leftarrow mem[addr]
 9 \text{ mem[addr]} \leftarrow \text{R[d]}
                                               A R[d] \leftarrow mem[R[t]] B mem[R[t]] \leftarrow R[d]
CD if (R[d]?) pc \leftarrow addr
                                              E \text{ pc} \leftarrow R[t]
                                                                                   f R[d] \leftarrow pc; pc \leftarrow addr
```

Datapath




21

# Design a processor


- How to build a processor

  Develop instruction set architecture (ISA)
  - 16-bit words, 16 TOY machine instructions
- Determine major components
  - ALU, memory, registers, program counter
- Determine datapath requirements
  - Flow of bits
- · Analyze how to implement each instruction
  - Determine settings of control signals

### Datapath




## Control




A total of 17 control signals

#### TOY architecture



### Clock




#### 1-bit counter

26

#### 1-bit counter


• Circuit that oscillates between 1 and 0.




#### Clock

#### Two cycle design (fetch and execute)


- Use 1-bit counter to distinguish between 2 cycles.
  Use two cycles since fetch and execute phases
- each access memory and alter program counter.




#### Clocking Methodology




# Clocking Methodology




# Example: ADD



# Example: ADD (fetch)




# Example: ADD (fetch)




33


# Example: ADD (fetch)




# Example: ADD (fetch and clock)



# Example: ADD (execute)




### Example: ADD (execute)




37


# Example: ADD (execute)



### Example: ADD (execute and clock)



# Example: Jump and link




Fetch

Registers
W Data
A Data
W Addr
R Data
W Addr
A Addr
W Addr
A Addr
W Data
W Docode
Execute
Fetch
Clock
Clock

41


### Program counter




# Read program counter when

- Fetch
- Execute for jal Write program counter when
- Fetch and clock
- Execute and clock depending on conditions

# Fetch and clock




# Instruction register



Instruction Register


#### Execute




#### Control


# Two approaches to implement control • Micro-programming

- - Use a memory (ROM) for micro-code
  - More flexible
  - Easier to program
- · Hard-wired
  - Use logic gates and wire
  - More efficient







#### Control




#### ALU control




# Execute and clock (write-back)




# Writing registers and memory




# More examples






#### Build a TOY-Lite: Devices




54

#### Control


Control. Circuit that determines control line sequencing.




# Build a TOY-Lite: Layout



Build a TOY-Lite: Datapath




Build a TOY-Lite: Control




7



Real Microprocessor (MIPS R10000)



### Real Microprocessor (MIPS R10000)




### History + Future

# Computer constructed by layering abstractions. Better implementation at low levels improves

- everything.
- Ongoing search for better abstract switch!

### History.

- 1820s: mechanical switches.
- 1940s: relays, vacuum tubes.
- 1950s: transistor, core memory.
- 1960s: integrated circuit.
- 1970s: microprocessor.
- 1980s: VLSI.
- 1990s: integrated systems.
- . 2000s: web computer.
- Future: quantum, optical soliton,



Ray Kurzweil (http://en.wikipedia.org/wiki/Image:PPTMooresLawai.jpg