





Processor that is Useful and New for Education of Hardware

# Instruction Set Architecture




Instruction Type	Opcode	Instruction	Description						
Full Address Instr.	0000	LDm	Load Accumulator Immediate						
	0001	LDa	Load Accumulator Addressed						
	0010	LDn	Load Accumulator Indirect						
	0011	STa	Store Accumulator Addressed						
	0100	STn	Store Accumulator Indirect						
	0101	INa	Increment memory Address						
	0110	ANm	AND Accumulator Immediate						
	0111	ANa	AND Accumulator Addressed						
	1000	ADm	Add Accumulator Immediate						
	1001	ADa	Add Accumulator Addressed						
	1010	ADn	Add Accumulator Indirect						
	1011	MLa	Multiply Accumulator Addressed						
	1100	JMa	Jump Addressed (unconditional)						
	1101	JMn	Jump Indirect						
	1110	JSR	Jump Sub-routine						
Instruction Type	Opcode		Instruction	Description					
No Address Instr.	0000	00000000	LPO	Load PC to Offset register					
		00000001	LOP	Load Offset register to PC					
		00000010	ACZ	Accumulator Zero					
		00000011	ACN	Accumulator NOT					
		00000100	ACI	Accumulator Increment					
		00001000	LOm	Load Offset register Immediate					
	0001	00000000	SRA	Shift Right Arithmetic					
		00000001	SRL	Shift Right Logical					
		00000010	SLL	Shift Left Logical					
		00000011	SKP <sub>Z,N,C,V</sub>	Skip Zero, Negative, Carry, Overflow (obs, exp)					
		00000100	SET <sub>Z,N,C,V</sub>	Set Zero, Negative, Carry, Overflow (enb, val)					
		00001000	SET <sub>Z,N,C,V</sub>	Set Zero, Negative, Carry, Overflow (enb, val)					


# Top level






# Datapath



# Flags



# Controller



# Simulation Results

