

Processor that is Useful and New for Education of Hardware


Instruction Set Architecture


Instruction

Type	Opcode	Instruction	Description						Opcode		Data	
Full Address Instr.	0000	LDm	Load Accumulator Immediate					15	8	3 7		0
	0001	LDa	Load Accumulator Addressed						Opcode			
	0010	LDn	Load Accumulator Indirect					15				0
	0011	STa	Store Accumulator Addressed									
	0100	STn	Store Accumulator Indirect	Instruction	Opcode		Instruction	Description				
	0101	INa	Increment memory Address	Туре	1111	0000	00000000	100				
	0110	ANm	AND Accumulator Immediate	No Address Instr.		0000	00000000	LPO	Load PC to Offset register			
	0111	ANa	AND Accumulator Addressed				0000001	LOP	Load Offset register to PC Accumulator Zero Accumulator NOT			
	1000	ADm	Add Accumulator Immediate				00000010	ACZ				
	1001	ADa	Add Accumulator Addressed				00000011	ACN				
	1010	ADn	Add Accumulator Indirect				00000100	ACI	Accumulator Incre	ement		
	1011	MLa	Multiply Accumulator Addressed			0001		LOm	Load Offset register Immediate			
		• • • • • • • • • • • • • • • • • • • •		moen.		0010		SRA	Shift Right Arithmetic			
	1100	JMa	Jump Addressed (unconditional)			0011 0100		SRL Shift Right Logical				
	1101	JMn	Jump Indirect					SLL	Shift Left Logical			
	1110	JSR	Jump Sub-routine				0101	SKP _{Z,N,C,V}	Skip Zero, Negative, Carry, Overflow (obs			s. exp)
							0110	SET _{Z,N,C,V}	Set Zero, Negative			
							0110	Z,N,C,V	Set Zero, Negative	, carry, ov	c. now (chb)	, varj


12 11

Top level








Flags



Controller







Simulation Results

