

| | | | |
|-----------------------|--|---------------------|---------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 1/51 Page No. 1/51 |
|-----------------------|--|---------------------|---------------------------|

C1L1-05

Software Design Guide

MD Electronic System Design Department

2005/12/26

| | | | |
|-----------------------|--|---------------------|---------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 2/51 Page No. 2/51 |
|-----------------------|--|---------------------|---------------------------|

| Rev. no | Date | page | Description |
|---------|------------|------|------------------------------------|
| 0.1 | 2005/10/24 | all | New Release |
| 0.2 | 2005/11/24 | 7 | Remove Table1.3 |
| | | 11 | Remove Table1.6 |
| | | 27 | Remove Register |
| | | 36 | Figure 2.7 |
| 0.3 | 2005/12/21 | | Add Section 3 3-Wire SPI Interface |
| | | 44 | Modify VCOMH VOCML Value |
| 0.4 | 2005/12/26 | 43 | hex Start_X_Select |
| | | 44 | hex Start_Y_Select |
| | | 46 | hex Start_X_Select |
| | | | hex Start_Y_Select |
| | | 47 | hex Partial_VCO_Select |
| | | 48 | hex Start_X_Select |
| | | | |
| | | | |
| | | | |

| | | | |
|-----------------------|--|---------------------|---------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 3/51 Page No. 3/51 |
|-----------------------|--|---------------------|---------------------------|

Table of Contents

| Section | page |
|---|-----------|
| 1. CPU Interface Timing | 4 |
| 1.1 Intel 8080-Series Interface Timng | 4 |
| 1.1.1 Intel 8080-Series Interface Timing Characteristic | 4 |
| 1.1.2The Type of Intel 8080-Series Interface Timing | 6 |
| 1.2 Motorola 6800-Series Interface Timing | 8 |
| 1.2.1 Motorola 6800-Series Interface Timing Characteristic | 8 |
| 1.2.2 The Type of Motorola 6800-Series Interface Timing | 10 |
| 1.3 Input DATA Mapping | 12 |
| 1.3.1 8-Bit Mode | 12 |
| 1.3.2 9-Bit Mode | 14 |
| 1.3.3 16-Bit Mode | 16 |
| 1.3.4 18-Bit Mode | 19 |
| 2. Register Table | 21 |
| 3. 3-Wire SPI Interface | 34 |
| 3.1 3-Wire SPI Interface Timing | 34 |
| 3.2 3-Wire SPI Interface Characteristic | 37 |
| 4. Power On/Off Sequence | 38 |
| 4.1 Power On Sequence | 38 |
| 4.2 Power Off Sequence | 40 |
| 5. Software Application Guide | 41 |
| 5.1 LCD Module Application Type | 41 |
| 5.2 Power On Initial Setting | 42 |
| 5.3 8 Color Partial Mode | 45 |
| 5.3.1 To 8 Color+Partial Mode | 46 |
| 5.3.2 Return Normal Mode | 48 |
| 5.4 Sleep Mode | 51 |
| 5.4.1 To Sleep Mode | 51 |
| 5.4.2 To Normal Mode | 51 |



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司 Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|--------------|---|----------|---------------|
| 文件編號: | 文件名稱: C1L1-05 Software Design Guide | 版別: 0.4 | 頁次: 4/51 |
| Document No. | Document Title: C1L1-05 Software Design Guide | Rev. 0.4 | Page No. 4/51 |

1. CPU Interface Timing

1.1 Intel 8080-Series Interface Timing

1.1.1 Intel 8080-Series Interface Timing Characteristic




Figure 1.1 Intel 8080-Series Interface Timing Characteristic



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司

Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|---------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 5/51 Page No. 5/51 |
|-----------------------|--|---------------------|---------------------------|

Table 1.1 18/16-Bit Intel 8080-Series Interface Timing Characteristic
18/16-Bit Interface: VDDIO=1.6 to 3.3 V

| Item | Symbol | Min | Typ | Max | unit |
|----------------------------|-------------------------------------|-----|-----|-----|------|
| Bus cycle time | t _{CYCLEW} | 150 | — | — | ns |
| | t _{CYCLER} | 500 | — | — | ns |
| nWR_nRD pulse width low | P _{WLW} | 40 | — | — | ns |
| | P _{WLR} | 250 | — | — | ns |
| nWR_nRD pulse width high | P _{WHW} | 70 | — | — | ns |
| | P _{WHR} | 200 | | | |
| Pulse rise/fall time | t _{WRr} , t _{WRf} | — | — | 25 | ns |
| Setup time(RS,nCS,nWR,nRD) | t _{AS} | 10 | — | — | ns |
| Hold time(RS,nCS,nWR,nRD) | t _{AH} | 2 | — | — | ns |
| Data setup time | t _{DSW} | 25 | — | — | ns |
| Data hold time | t _{HWR} | 5 | — | — | ns |
| Data output setup time | t _{DDR} | — | — | 200 | ns |
| Data output hold time | t _{DHR} | 5 | — | — | ns |

Table 1.2 9/8-Bit Intel 8080-Series Interface Timing Characteristic-1
9/8-Bit Interface: VDDIO=1.6 to 3.3 V

| Item | Symbol | Min | Typ | Max | unit |
|----------------------------|-------------------------------------|-----|-----|-----|------|
| Bus cycle time | t _{CYCLEW} | 100 | — | — | ns |
| | t _{CYCLER} | 500 | — | — | ns |
| nWR_nRD pulse width low | P _{WLW} | 40 | — | — | ns |
| | P _{WLR} | 250 | — | — | ns |
| nWR_nRD pulse width high | P _{WHW} | 50 | — | — | ns |
| | P _{WHR} | 200 | | | |
| Pulse rise/fall time | t _{WRr} , t _{WRf} | — | — | 25 | ns |
| Setup time(RS,nCS,nWR,nRD) | t _{AS} | 10 | — | — | ns |
| Hold time(RS,nCS,nWR,nRD) | t _{AH} | 2 | — | — | ns |
| Data setup time | t _{DSW} | 25 | — | — | ns |
| Data hold time | t _{HWR} | 5 | — | — | ns |
| Data output setup time | t _{DDR} | — | — | 100 | ns |
| Data output hold time | t _{DHR} | 5 | — | — | ns |

| | | | |
|-----------------------|--|---------------------|---------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 6/51 Page No. 6/51 |
|-----------------------|--|---------------------|---------------------------|

1.1.2 The Type of Intel 8080-Series Interface Timing

The C1L1-05 can operate as host sends the different type of interface timing per the below figure.




Figure 1.2 Type 1 of Intel 8080-Series Interface Timing




Figure 1.3-1 Type 2 of Intel 8080-Series Interface Timing

| | | | |
|-----------------------|--|---------------------|---------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 7/51 Page No. 7/51 |
|-----------------------|--|---------------------|---------------------------|




Figure 1.3-2 Type 2 of Intel 8080-Series Interface Timing




Figure 1.4 Type 3 of Intel 8080-Series Interfac Timing



| | | | |
|-----------------------|--|---------------------|---------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 8/51 Page No. 8/51 |
|-----------------------|--|---------------------|---------------------------|

1.2 Motorola 6800-Series Interface Timing

1.2.1 Motorola 6800-Series Interface Timing Characteristic




Figure 1.5 Intel 8080-Series Interface Timing Characteristic



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司

Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|--------------|---|----------|---------------|
| 文件編號: | 文件名稱: C1L1-05 Software Design Guide | 版別: 0.4 | 頁次: 9/51 |
| Document No. | Document Title: C1L1-05 Software Design Guide | Rev. 0.4 | Page No. 9/51 |

Table 1.3 18/16-Bit Motorola 6800-Series Interface Timing Characteristic
18/16-Bit Interface: VDDIO=1.6 to 3.3 V

| Item | | Symbol | Min | Typ | Max | unit |
|--------------------------|-------|-----------------------------------|-----|-----|-----|------|
| Bus cycle time | write | t _{CYCLEW} | 150 | — | — | ns |
| | read | t _{CYCLER} | 500 | — | — | ns |
| E pulse width low | write | P _{WEL} | 40 | — | — | ns |
| | read | | 250 | — | — | ns |
| E pulse width high | write | P _{WEH} | 70 | — | — | ns |
| | read | | 200 | | | |
| E Pulse rise/fall time | | t _{Er} , t _{Ef} | — | — | 25 | ns |
| Setup time(RS,nCS,E,R/W) | | t _{ASE} | 10 | — | — | ns |
| Hold time(RS,nCS,E,R/W) | | t _{ASH} | 2 | — | — | ns |
| Data setup time | | t _{DSWE} | 25 | — | — | ns |
| Data hold time | | t _{DHWE} | 5 | — | — | ns |
| Data output setup time | | t _{DDR} | — | — | 200 | ns |
| Data output hold time | | t _{DHR} | 5 | — | — | ns |

Table 1.4 9/8-Bit Motorola 6800-Series Interface Timing Characteristic-1
9/8-Bit Interface: VDDIO=1.6 to 3.3 V

| Item | | Symbol | Min | Typ | Max | unit |
|--------------------------|-------|-----------------------------------|-----|-----|-----|------|
| Bus cycle time | write | t _{CYCLEW} | 100 | — | — | ns |
| | read | t _{CYCLER} | 500 | — | — | ns |
| E pulse width low | write | P _{WEL} | 40 | — | — | ns |
| | read | | 250 | — | — | ns |
| E pulse width high | write | P _{WEH} | 50 | — | — | ns |
| | read | | 200 | | | |
| E Pulse rise/fall time | | t _{Er} , t _{Ef} | — | — | 25 | ns |
| Setup time(RS,nCS,E,R/W) | | t _{ASE} | 10 | — | — | ns |
| Hold time(RS,nCS,E,R/W) | | t _{ASH} | 2 | — | — | ns |
| Data setup time | | t _{DSWE} | 25 | — | — | ns |
| Data hold time | | t _{DHWE} | 5 | — | — | ns |
| Data output setup time | | t _{DDR} | — | — | 200 | ns |
| Data output hold time | | t _{DHR} | 5 | — | — | ns |

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。
The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 10/51 Page No. 10/51 |
|-----------------------|--|---------------------|-----------------------------|

1.2.2 The Type of Motorola 6800-Series Interface Timing

The C1L1-05 can operate as host sends the different type of interface timing per the below figure.




Figure 1.6 Type 1 of Motorola 6800-Series Interface Timing




Figure 1.7-1 Type 2 of Motorola 6800-Series Interface Timing

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 11/51 Page No. 11/51 |
|-----------------------|--|---------------------|-----------------------------|




Figure 1.7-2 Type 2 of Motorola 6800-Series Interface Timing




Figure 1.8 Type 3 of Motorola 6800-Series Interface Timing


| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 12/51 Page No. 12/51 |
|-----------------------|--|---------------------|-----------------------------|

1.3 Input DATA Mapping

1.3.1 8-Bit Mode

8-Bit Bus Width CPU interface

Memory Access:



Register Access:




Figure 1.9 DATA Mapping of 8-Bit Mode



統寶光電股份有限公司
Toppoly Optoelectronics Corp.


統寶光電股份有限公司 Toppoly Optoelectronics Corp.

機密等級


Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 13/51 Page No. 13/51 |
|-----------------------|--|---------------------|-----------------------------|

Example: i80 CPU



Example: M68 CPU



Note:

1. Since the content of memory is latch into output buffer first, the dummy read operation is necessary to let the latch data send to the output bus when the write cycle is changed to read cycle.
2. The content of address counter increases automatically based on the interface configuration.

Figure 1.10 Transfer Timing of 8-Bit Mode




| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 14/51 Page No. 14/51 |
|-----------------------|--|---------------------|-----------------------------|

1.3.2 9-Bit Mode

9-Bit Bus Width CPU interface

Memory Access:



Register Access:




Figure 1.11 DATA Mapping of 9-Bit Mode



統寶光電股份有限公司
Toppoly Optoelectronics Corp.


統寶光電股份有限公司 Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 15/51 Page No. 15/51 |
|-----------------------|--|---------------------|-----------------------------|

Example: i80 CPU



Example: M68 CPU




Figure 1.12 Transfer Timing of 9-Bit Mod



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司 Toppoly Optoelectronics Corp.

機密等級


Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 16/51 Page No. 16/51 |
|-----------------------|--|---------------------|-----------------------------|

1.3.3 16-Bit Mode

16-Bit Bus Width CPU interface

Memory Access:



Register Access:




Figure 1.13 DATA Mapping of 16-Bit Mode



統寶光電股份有限公司
Toppoly Optoelectronics Corp.


統寶光電股份有限公司 Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 17/51 Page No. 17/51 |
|-----------------------|--|---------------------|-----------------------------|

Example: i80 CPU, 16-bit, Byte Order=00



Example: M68 CPU, 16-bit, Byte Order=00





Figure 1.14 Transfer Timing of 16-Bit Mode BODR00

Example: i80 CPU, 16-bit, Byte Order=01



Example: M68 CPU, 16-bit, Byte Order=01




Figure 1.15 Transfer Timing of 16-Bit Mode BODR01

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。
The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



統寶光電股份有限公司
Toppoly Optoelectronics Corp.


統寶光電股份有限公司 Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 18/51 Page No. 18/51 |
|-----------------------|--|---------------------|-----------------------------|

Example: i80 CPU, 16bit, Byte Order=1x



Example: M68 CPU, 16-bit, Byte Order=1x




Figure 1.16 Transfer Timing of 16-Bit Mode BODR1x



1.3.4 18-Bit Mode

Data Transfer Format

| | | | | | | | | | | | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R5 | R4 | R3 | R2 | R1 | R0 | G5 | G4 | G3 | G2 | G1 | G0 | B5 | B4 | B3 | B2 | B1 | B0 |

| | | | | | | | | | | | | | | | | | | |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| | | | | | | | | | | | ↓ | ↓ | ↓ | ↓ | ↓ | ↓ | ↓ | ↓ |
| Address cycle | | | | | | | | | | | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| Data cycle | | | | | | | | | | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Figure 1.17 DATA Mapping of 18-Bit Mode



統寶光電股份有限公司
Toppoly Optoelectronics Corp.


統寶光電股份有限公司 Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 20/51 Page No. 20/51 |
|-----------------------|--|---------------------|-----------------------------|

Example: i80 CPU



Example: M68 CPU




Figure 1.18 Transfer Timing of 18-Bit Mode

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 21/51 Page No. 21/51 |
|-----------------------|--|---------------------|-----------------------------|

2. Register Table

Table 2.1 C1L1-05 Register Table

| Address | Register/ Bit Name | Reset Value | Meaning | Comment |
|---------|-----------------------|----------------|---|---------|
| 0x00 | CHIPID | 0000-1001 | [7:3]: REVID (read only) [2:0]: CHIPID (read only) 000:TP078 001:TP077 010:TP079 | |
| 0x01 | MODE_SEL1 | 0000-0010 | [7:6]: Panel resolution select 00: 128 x 160 (Default) 01: 128 x 128 10 : 96 x 96 11 : 132 x 160 [5]: Vcom output mask on non-partial area in partial mode 0: Normal (unmask) (Default) 1: Vcom output mask [4:2]: display mode 000: 16/18 bit color 001: 16/18 bit color + partial 010: 8 color 011: 8 color + partial 100: 8color + dithering 101: 8 color + dithering + partial [1]: SLP: sleep mode 0: sleep 1: normal(Default) [0]: Out of range data control: 0 : White (Default) 1 : Black | |
| 0x02 | MODE_SEL2 | 0001-0010 | [7:6]: Scan direction [7] 0 : CSV=1(V normal scan) (Default) 1 : CSV=0 (V reverse scan) [6] 0 : CSH=1(H normal scan) (Default) 1 : CSH=0(H reverse scan) [5]: Line or frame inversion driving select 0 : Line inversion (Default) ; 1 : Frame inversion [4]: STV2 signal output 0 : STV2 output 1 : STV2 NO output(Default) [3]: STV1 signal output 0 : STV1 output (Default) 1 : STV1 NO output [2:1]: Non-partial area data output control 00 : GND output 01 : Vcom output(Default) | |



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司

Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 22/51 Page No. 22/51 |
|-----------------------|--|---------------------|-----------------------------|

| | | | | |
|------|---------------|-----------|--|--|
| | | | 1x : Hi-Z [0]: Non-partial area CKH1/2/3 output control 0 : CKH1/2/3 output = “Low” (Default) 1 : CKH1/2/3 output = “High” | |
| 0x03 | MODE_SEL3 | 0000-xxxx | [7:6]: Input data selection 00 : 8 bit mode (Default) 01 : 16 bit mode 10 : 9 bit mode 11 : 18 bit mode [5:4]: BODR : 16 bit data access control 00 : 1 st cycle transfer only 2 bit data and 2nd cycle transfer 16 bit data (Default) 01 : 1 st cycle transfer 16 bit data and 2nd cycle transfer only 2 bit data 1x : Transfer 16 bit data (R:G:B = 5:6:5) | Note1 |
| 0x04 | MODE_SEL4 | 0000-xxxx | [7]: RGB interface mode selection 0 : DE(Default) 1 : VS + HS [6]: SYNC polarity 0 : Negative(Default) 1 : Positive [5]: Input data mapping selection 0 : 18 bits(Default) (R : G : B = 6:6:6) 1 : 16 bits (R : G : B = 5:6:5) [4]: Input mode selection 0 : moving mode(Default) 1 : still mode | Only for Parallel RGB Mode Bit 5 for SPI Mode |
| 0x05 | VCO_Mode | x000-1000 | [4:3]: VCO bias mode select 00 : -5% 01 : typical (Default) 10 : +5% 11 : +10% [5] , [2:0]: VCO frequency 0 , 000 : 1.82 MHz (Default) 1 , 000 : 1.82 × 3/4 MHz 0 , 001 : 1.82 / 2 MHz 0 , 010 : 1.5 MHz 1 , 010 : 1.5 × 3/4 MHz 0 , 011 : 1.5 / 2 MHz 0 , 100 : 0.9 MHz 1 , 100 : 0.9 × 3/4 MHz 0 , 101 : 0.9 / 2 MHz | |
| 0x06 | DAC_OP_CTR L2 | 1000-0101 | [[7]: DC/DC Vpower on signal select 0 : Input pin PWDN 1 : Internal register ([6]) (Default) [6]: int_PWDN : DC/DC power on signal 0 : AVDD1 AVDD2 power off(Default) 1 : AVDD1 AVDD2power on [5:4]: DAC bias select 00 : 100% (Default) | |

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。
The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司

Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 23/51 Page No. 23/51 |
|-----------------------|--|---------------------|-----------------------------|

| | | | | |
|---------------------|-----------------|-----------|--|--------|
| | | | 01 : 80% 10 : 60% 11 : 50% [3:2]: Vcom bias select 00 : -20% × normal 01 : normal (Default) 10 : 20% × normal 11 : 40% × normal [1:0]: RGB loading select 00 : 5p 01 : 10.5p (Default) 10 : 15p 11 : 20p | |
| 0x07 | VCOMH_CTRL | x111-0100 | [6:0]: VCOM_H output Voltage control step = 2.1V/128 = 0.0164V (Default = 4.0V) (VCOM_H=2.1V in settting x000-0001) | Note 2 |
| 0x08 | VCOML_CTRL | x000-1100 | [6:0]: VCOM_L output Voltage control step = 2.1V/128 = 0.0164V (Default = 0.197V) (VCOM_L=0V in setting x000-0000) | Note 2 |
| SRAM control | | | | |
| 0x09 | PWS-X | 0000-0000 | [7:0]: Write SRAM window start X point | Note3 |
| 0x10 | PWS-Y | 0000-0000 | [7:0]: Write SRAM window start Y point | Note3 |
| 0x11 | PWE-X | 0111-1111 | [7:0]: Write SRAM window end X point | Note3 |
| 0x12 | PWE-Y | 1001-1111 | [7:0]: Write SRAM window end Y point | Note3 |
| 0x14 | PDS-Y | 0000-0000 | [7:0]: Partial Display start Y point | Note4 |
| 0x16 | PDE-Y | 0001-1111 | [7:0]: Partial Display end Y point | Note4 |
| 0x17 | SRAM_Control | xxxx-0000 | [3]: If X or Y position is set over range, 0 : Ineffective writing. X or Y position are not changed. (Default) [2]: ACX (SRAM X Address Counter) 0 : SRAM X position + 1 (Default) 1 : SRAM X position - 1 [1]: ACY (SRAM Y Address Counter) 0 : SRAM Y position + 1 (Default) 1 : SRAM Y position - 1 [0]: ACXY (SRAM access control) 0 : add X position first then add Y position (Default) 1 : add Y position first then add X position | Note5 |
| 0x18 | SRAM_Position_X | 0000-0000 | [7:0]: SRAM X position 0<= X <=0x83 | Note6 |
| 0x19 | SRAM_Position_Y | 0000-0000 | [7:0]: SRAM Y position 0<= Y <= 0x9F | Note6 |



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司

Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 24/51 Page No. 24/51 |
|-----------------------|--|---------------------|-----------------------------|

| | | | | |
|-------------|----|-----------|--|----------------------------|
| 0x1A | Th | 0001-0010 | [7:0]: t _{Hds} (min to max) : 1clk / step [0 ~ 255] | Only for Parallel RGB Mode |
| 0x1B | Tv | xxx0-0110 | [4:0]: t _{Vds} (min to max) : 1t _H / step [0~31] | Only for Parallel RGB Mode |

Gamma voltage adjustable level

| | | | | |
|-------------|----------------|-----------|--|--|
| 0x21 | Gamma adjust 1 | 1000-1000 | [7:4]: PV0 [3:0]: NV0 | |
| 0x22 | Gamma adjust 2 | 0011-0011 | [7:4]: PV1 [3:0]: NV1 | |
| 0x23 | Gamma adjust 3 | 0111-0111 | [7:4]: PV6 [3:0]: NV6 | |
| 0x24 | Gamma adjust 4 | 0111-0111 | [7:4]: PV11 [3:0]: NV11 | |
| 0x25 | Gamma adjust 5 | 0110-0110 | [7:4]: PV17 [3:0]: NV17 | |
| 0x26 | Gamma adjust 6 | 0110-0110 | [7:4]: PV26 [3:0]: NV26 | |
| 0x27 | Gamma adjust 7 | 0100-0100 | [7:4]: PV53 [3:0]: NV53 | |
| 0x28 | Gamma adjust 8 | 0011-0011 | [7:4]: PV59 [3:0]: NV59 | |
| 0x29 | Gamma adjust 9 | 0010-0010 | [7:4]: PV62 [3:0]: NV62 | |
| 0x3f | EB | xxxx-0xxx | [3]: Engineering table register control enable bit 0: disable access register address 0x40 – 0xFF 1 : enable access register address 0x40 – 0xFF | |

Engineering Timing setup table

| | | | | |
|-------------|---------|-----------|--|--|
| 0x40 | Reserve | xxxx-xxxx | | |
| 0x41 | CK_P | xx10-0000 | [5:0]: CKH3/CKH2/CKH1 pulse width , 1 clk / step | |
| 0x42 | CK3_CK2 | xx00-1010 | [5:0] CKH3_CKH2/ CKH2_CKH1 , 1 clk / step | |
| 0x43 | EC | xx00-0110 | [5:0] : ENBV_CKH3, 1 clk / step | |
| 0x44 | EL | xx00-1101 | [5:0] : ENBV_L, 1 clk /step. | |
| 0x45 | PC | xx00-1000 | [5:0] : PCG_CKH3, 1 clk / step | |
| 0x46 | PH | xx00-0101 | [5:0] : PCG_H, 1 clk /step. | |
| 0x47 | FC | xx00-1100 | [5:0] : VCOM_CKH3, 1 clk / step | |
| 0x48 | SC | xx01-0011 | [5:0] : STV_CKH3, 1 clk / step | |



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司

Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|--------------|---|----------|----------------|
| 文件編號: | 文件名稱: C1L1-05 Software Design Guide | 版別: 0.4 | 頁次: 25/51 |
| Document No. | Document Title: C1L1-05 Software Design Guide | Rev. 0.4 | Page No. 25/51 |

| | | | | |
|------|-------|-----------|---|--|
| 0x49 | CV_CH | xx00-1110 | [5:0] : CKV_CKH3, 1 clk / step | |
| 0x4A | Cd | xxx0-1000 | [4] : CKV1/CKV2 inversion 0 : normal 1 : inversion [3:1] : CKV_d, 1H/step [0] : mask bit (Blanking mask) 0 : ON(mask display) 1 : OFF (normal display) | |
| 0x4B | Sd | xx01-0011 | [5:3] : STV_disp, 1 H / step. [2:0] : RGB data adjustment | |



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司

Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|--------------|---|---------|----------------|
| 文件編號: | 文件名稱: C1L1-05 Software Design Guide | 版別: 0.4 | 頁次: 26/51 |
| Document No. | Document Title: C1L1-05 Software Design Guide | Rev. 04 | Page No. 26/51 |

Note 1: Please refer to section 1.3.

Note 2: The below table is showed the VCOMH and VCOML voltage mapping to register step setting.

Table 2.2 VCOMH VCOML step setting

| Digital Input (Decimal) | VCOMH Output (V) | Digital Input (Decimal) | VCOML Output (V) |
|-------------------------|------------------|-------------------------|------------------|
| 127 | 4.184 | 127 | 2.084 |
| 126 | 4.167 | 126 | 2.067 |
| 125 | 4.151 | 125 | 2.051 |
| 124 | 4.134 | 124 | 2.034 |
| 123 | 4.118 | 123 | 2.018 |
| 122 | 4.102 | 122 | 2.002 |
| 121 | 4.085 | 121 | 1.985 |
| 120 | 4.069 | 120 | 1.969 |
| 119 | 4.052 | 119 | 1.952 |
| 118 | 4.036 | 118 | 1.936 |
| 117 | 4.020 | 117 | 1.920 |
| 116 | 4.003 | 116 | 1.903 |
| 115 | 3.987 | 115 | 1.887 |
| 114 | 3.970 | 114 | 1.870 |
| 24 | 2.494 | 24 | 0.394 |
| 23 | 2.477 | 23 | 0.377 |
| 22 | 2.461 | 22 | 0.361 |
| 21 | 2.445 | 21 | 0.345 |
| 20 | 2.428 | 20 | 0.328 |
| 19 | 2.412 | 19 | 0.312 |
| 18 | 2.395 | 18 | 0.295 |
| 17 | 2.379 | 17 | 0.279 |
| 16 | 2.363 | 16 | 0.263 |
| 15 | 2.346 | 15 | 0.246 |
| 14 | 2.330 | 14 | 0.230 |
| 13 | 2.313 | 13 | 0.213 |
| 12 | 2.297 | 12 | 0.197 |
| 11 | 2.280 | 11 | 0.180 |
| 10 | 2.264 | 10 | 0.164 |
| 9 | 2.248 | 9 | 0.148 |
| 8 | 2.231 | 8 | 0.131 |
| 7 | 2.215 | 7 | 0.115 |
| 6 | 2.198 | 6 | 0.098 |
| 5 | 2.182 | 5 | 0.082 |
| 4 | 2.166 | 4 | 0.066 |
| 3 | 2.149 | 3 | 0.049 |
| 2 | 2.133 | 2 | 0.033 |
| 1 | 2.100 | 1 | 0.016 |

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 27/51 Page No. 27/51 |
|-----------------------|--|---------------------|-----------------------------|

Note3: The window size of SRAM setting is due to different resolution. The below list of register value is aimed at different panel resolution.

a. Register 0x01[7:6]=00 , Resolution 128x160

Register PWS-X(0x09h)=0x00h

Register PWS-Y(0x10h)=0x00h

Register PWE-X(0x11h)=0x7Fh

Register PWE-Y(0x12h)=0x9Fh




Figure 2.1 128x160 Window Size

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 28/51 Page No. 28/51 |
|-----------------------|--|---------------------|-----------------------------|

b. Register 0x01[7:6]=01 , Resolution 128x128

Register PWS-X(0x09h)=0x00h

Register PWS-Y(0x10h)=0x00h

Register PWE-X(0x11h)=0x7Fh

Register PWE-Y(0x12h)=0x7Fh




Figure 2.2 128x128 Window Size

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 29/51 Page No. 29/51 |
|-----------------------|--|---------------------|-----------------------------|

c. Register 0x01[7:6]=10 , Resolution 96x96

Register PWS-X(0x09h)=0x00h

Register PWS-Y(0x10h)=0x00h

Register PWE-X(0x11h)=0x5Fh

Register PWE-Y(0x12h)=0x5Fh




Figure 2.3 96x96 Window Size

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 30/51 Page No. 30/51 |
|-----------------------|--|---------------------|-----------------------------|

c. Register 0x01[7:6]=11 , Resolution 132x160

Register PWS-X(0x09h)=0x00h

Register PWS-Y(0x10h)=0x00h

Register PWE-X(0x11h)=0x83h

Register PWE-Y(0x12h)=0x9Fh




Figure 2.4 132x160 Window Size

| | | | |
|--------------|---|----------|----------------|
| 文件編號: | 文件名稱: C1L1-05 Software Design Guide | 版別: 0.4 | 頁次: 31/51 |
| Document No. | Document Title: C1L1-05 Software Design Guide | Rev. 0.4 | Page No. 31/51 |

Note4: The register defines the partial mode's display area. PDS-Y(0x14h) set the start line of display area and PDE-Y(0x16h) set the end line of display area.




Figure 2.5 Partial Display Area

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 32/51 Page No. 32/51 |
|-----------------------|--|---------------------|-----------------------------|

Note5: The register defines read and write scanning direction of memory. The scanning direction refer to below figure.




Figure 2.6 Scan Direction of Memory

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 33/51 Page No. 33/51 |
|-----------------------|--|---------------------|-----------------------------|

Note6:




Figure 2.7 Start Point of SRAM



| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 34/51 Page No. 34/51 |
|-----------------------|--|---------------------|-----------------------------|

3. 3-Wire SPI Interface

3.1 3-Wire SPI Interface Timing

C1L1-05 provides SPI interface to read/write registers and write the display memory. When writing the registers, the input data of SDI is latched on the rising edge of SCK; reading the register data, the system can latch output data on the rising edge of SCK. The transfer method is showed as below figure.




Figure 3.1 SPI transfer method from hosts to C1L1-05




Figure 3.2 Write/read register timing of SPI



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司 Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 35/51 Page No. 35/51 |
|-----------------------|--|---------------------|-----------------------------|




Figure 3.3 Write/read SRAM timing of SPI -1




Figure 3.4 Write/read SRAM timing of SPI -2




Figure 3.5 Data transfer format

本資料為統寶光電股份有限公司之智慧財產權及機密文件，非經本公司書面授權許可，不得透露或使用本資料，亦不得複印、複製或轉變成其它任何形式使用。
The information contained herein is the exclusive property and confidential document of Toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Toppoly Optoelectronics corporation.



統寶光電股份有限公司
Toppoly Optoelectronics Corp.

統寶光電股份有限公司 Toppoly Optoelectronics Corp.

機密等級

Security B

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 36/51 Page No. 36/51 |
|-----------------------|--|---------------------|-----------------------------|




Figure 3.6 Continue transfer timing

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 37/51 Page No. 37/51 |
|-----------------------|--|---------------------|-----------------------------|

3.2 3-Wire SPI Interface Characteristic




Figure 3.7 SPI interface timing characteristic

Table 3.1 SPI interface timing characteristic

Normal Write Mode(18/16-Bit Interface): VDDIO=1.6 to 3.3 V

| Item | | Symbol | Min | Typ | Max | unit |
|--------------------------------|-------|-------------|------|-----|-----|------|
| Serial colock cycle time | write | t_{ckcyc} | 0.1 | — | 20 | us |
| | read | | 0.35 | — | 20 | us |
| Serial colock pulse width low | write | t_{ckl} | 40 | — | — | ns |
| | read | | 150 | — | — | ns |
| Serial colock pulse width high | write | t_{ckh} | 40 | — | — | ns |
| | read | | 150 | — | — | ns |
| Serial clock rise/fall time | | | — | — | 20 | ns |
| SPI_nCS Setup time | | t_{cse} | 20 | — | — | ns |
| SPI_nCS hold time | | t_{cshd} | 60 | — | — | ns |
| Data setup time | | t_{dse} | 30 | — | — | ns |
| Data hold time | | t_{dhd} | 30 | — | — | ns |
| Data output setup time | | t_{sod} | — | — | 130 | ns |
| Data output hold time | | t_{soh} | 5 | — | — | ns |

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 38/51 Page No. 38/51 |
|-----------------------|--|---------------------|-----------------------------|

4. Power On/Off Sequence

4.1 Power On Sequence

The power on sequence of C1L1-05 is showed as below figures. nREST can't toggle while power rose up to 90%. The minimum time system can start to do reset is 40ms. C1L1-05 can be reset as nRESET keep low state in 1ms at least. Host can send commands and data to C1L1-05 as C1L1-05 finish resetting after nREST goes high 100us.




Figure 4.1 Power On Sequence - VCI Lead VDDIO

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 39/51 Page No. 39/51 |
|-----------------------|--|---------------------|-----------------------------|




Figure 4.2 Power On Sequence - VCI Lag VDDIO

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 40/51 Page No. 40/51 |
|-----------------------|--|---------------------|-----------------------------|

4.2 Power Off Sequence

The power off sequence of C1L1-05 is showed as below figure. VCI VDDIO and nRESTE need to keep at least 20 frames time as host sends power off commands to C1L1-05.




Figure 4.3 Power Off Sequence

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 41/51 Page No. 41/51 |
|-----------------------|--|---------------------|-----------------------------|

5. Software Application Guide

5.1 LCD Module Application Type

While display modules are placed on boards, there are two types that can be located. The one of this is LCD driver on bottom in observation and the other one is LCD driver on top. The difference to software is scanning direction and start point.




Figure 5.1 Type 1- IC on Bottom



Figure 5.2 Type 2- IC on Top

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 42/51 Page No. 42/51 |
|-----------------------|--|---------------------|-----------------------------|

5.2 Power On Initial Setting




Figure 5.3 Power On Flow

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 43/51 Page No. 43/51 |
|-----------------------|--|---------------------|-----------------------------|

hex Resolution_Select

| Resolution_Select | | | |
|-------------------|---------|-------|---------|
| 0x02h | 0x42h | 0x82h | 0xC2h |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex DATA_Input_Select

| DATA_Input_Select1 | | | | | |
|--------------------|-------|----------------|----------------|----------------|--------|
| 0x00h | 0x80h | 0x40h | 0x50h | 0x60h | 0xC0h |
| 8 bit | 9 bit | 16 bit BODR 00 | 16 bit BODR 01 | 16 bit BODR 1X | 18 bit |

| DATA_Input_Select2 | |
|--------------------|----------------|
| 0x00h | 0x20h |
| 18 bit (6:6:6) | 16 bit (5:6:5) |

hex VCO_Select

| VCO_Select | | | |
|------------|---------|-------|---------|
| 0x08h | 0x0Ah | 0x0Ch | 0x08h |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex PWE_X_Select

| PWE_X_Select | | | |
|--------------|---------|-------|---------|
| 0x7Fh | 0x7Fh | 0x5Fh | 0x83h |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex PWE_Y_Select

| PWE_Y_Select | | | |
|--------------|---------|-------|---------|
| 0x9Fh | 0x7Fh | 0x5Fh | 0x9Fh |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex Start_X_Select

| Start_X_Select(IC on Bottom) | | | |
|------------------------------|---------|-------|---------|
| 0x00h | 0x00h | 0x00h | 0x00h |
| 128x160 | 128x128 | 96x96 | 132x160 |

| Start_X_Select(IC on Top) | | | |
|---------------------------|---------|-------|---------|
| 0x7Fh | 0x7Fh | 0x5Fh | 0x83h |
| 128x160 | 128x128 | 96x96 | 132x160 |

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 44/51 Page No. 44/51 |
|-----------------------|--|---------------------|-----------------------------|

hex Start_Y_Select

| Start_Y_Select(IC on Bottom) | | | |
|------------------------------|---------|-------|---------|
| 0x00h | 0x00h | 0x00h | 0x00h |
| 128x160 | 128x128 | 96x96 | 132x160 |

| Start_Y_Select(IC on Top) | | | |
|---------------------------|---------|-------|---------|
| 0x9Fh | 0x7Fh | 0x5Fh | 0x9Fh |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex Scan_Direction_Select

| Scan_Direction_Select | |
|-----------------------|-----------|
| 0x00h | 0x06h |
| IC on Bottom | IC on TOP |

Write register MODE_SEL1(0x01h)=**Resolution_Select**

Write register MODE_SEL2(0x02h)=0x12h

Write register MODE_SEL3(0x03h)=**DATA_Input_Select1** /*for CPU I/F*/

Write register MODE_SEL4(0x04h)=**DATA_Input_Select2** /*for SPI I/F*/

Write register VCO_Mode(0x05h)=**VCO_Select**

Write register VCOMH_CTRL(0x07h)=0x7Fh

Write register VCOML_CTRL(0x08h)=0x17h

Write register PWS_X(0x09h)=0x00h

Write register PWS_Y(0x10h)=0x00h

Write register PWE_X(0x11h)=**PWE_X_Select**

Write register PWE_Y(0x12h)=**PWE_Y_Select**

Write register SRAM_POSITION_X(0x18h)= **Start_X_Select**

Write register SRAM_POSITION_Y(0x19h)= **Start_Y_Select**

Write register SRAM_Control(0x17h)= **Scan_Direction_Select**

integer x,y

for y = 0 to **PWE_Y_Select**

for x = 0 to **PWE_X_Select**

Write display data to SRAM

Write register DAC_OP_CTRL(0x06h)=0xC7h

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 45/51 Page No. 45/51 |
|-----------------------|--|---------------------|-----------------------------|

5.3 8 Color Partial Mode




Figure 5.4 8 Color+Partial and Normal Exchange Flow

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 46/51 Page No. 46/51 |
|-----------------------|--|---------------------|-----------------------------|

5.3.1 To 8 Color+Partial Mode

hex Start_X_Select

| Start_X_Select(IC on Bottom) | | | |
|------------------------------|---------|-------|---------|
| 0x00h | 0x00h | 0x00h | 0x00h |
| 128x160 | 128x128 | 96x96 | 132x160 |

| Start_X_Select(IC on Top) | | | |
|---------------------------|---------|-------|---------|
| 0x7Fh | 0x7Fh | 0x5Fh | 0x83h |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex Start_Y_Select

| Start_Y_Select(IC on Bottom) | | | |
|------------------------------|---------|-------|---------|
| 0x00h | 0x00h | 0x00h | 0x00h |
| 128x160 | 128x128 | 96x96 | 132x160 |

| Start_Y_Select(IC on TOP) | | | |
|---------------------------|---------|-------|---------|
| 0x9Fh | 0x7Fh | 0x5Fh | 0x9Fh |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex Scan_Direction_Select

| Scan_Direction_Select | |
|-----------------------|-----------|
| 0x00h | 0x06h |
| IC on Bottom | IC on TOP |

hex Mode_Select

| Mode_Select | | | |
|-------------|---------|-------|---------|
| 0x0Eh | 0x4Eh | 0x8Eh | 0xCEh |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex Partial_Start_Y_Select

| Partial_Start_Y_Select | |
|------------------------|----------------------|
| (Start_Partial_Line+1) | (End_Partial_Line-1) |
| IC on Bottom | IC on TOP |

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 47/51 Page No. 47/51 |
|-----------------------|--|---------------------|-----------------------------|

hex Partial_VCO_Select

| Partial_VCO_Select | | | |
|--------------------|---------|-------|---------|
| 0x28h | 0x2Ah | 0x2Ch | 0x28h |
| 128x160 | 128x128 | 96x96 | 132x160 |

Write register SRAM_POSITION_X(0x18h)= **Start_X_Select**

Write register SRAM_POSITION_Y(0x19h)= **Start_Y_Select**

Write register SRAM_Control(0x17h)= **Scan_Direction_Select**

integer x,y

for y = 0 to **PWE_Y_Select**

for x = 0 to **PWE_X_Select**

Write WHITE(R:G:B=0x3Fh:0x3Fh:0x3Fh) data to SRAM

Delay 1 Frame Time

Write register PDE_Y(0x16h)=**End_Partial_Line(Set By Customer)**

Write register PDS_Y(0x14h)=**Start_Partial_Line(Set By Customer)**

Write register MODE_SEL2(0x02h)=0x32h

Write register MODE_SEL1(0x01h)=**Mode_Select**

Delay 2 Frame Time

Write register SRAM_POSITION_X(0x18h)=**Start_X_Select**

Write register SRAM_POSITION_Y(0x19h)=**Partial_Start_Y_Select**

Write register SRAM_Control(0x17h)= **Scan_Direction_Select**

integer x,y

for y = 0 to (**End_Partial_Line - Start_Partial_Line**)

for x = 0 to **PWE_X**

Write display data to SRAM

Write register VCO_Mode(0x05h)=**Partial_VCO_Select**

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 48/51 Page No. 48/51 |
|-----------------------|--|---------------------|-----------------------------|

5.3.2 Return Normal Mode

hex Start_X_Select

| Start_X_Select(IC on Bottom) | | | |
|------------------------------|---------|-------|---------|
| 0x00h | 0x00h | 0x00h | 0x00h |
| 128x160 | 128x128 | 96x96 | 132x160 |

| Start_X_Select(IC on Top) | | | |
|---------------------------|---------|-------|---------|
| 0x7Fh | 0x7Fh | 0x5Fh | 0x83h |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex Partial_Start_Y_Select

| Partial_Start_Y_Select | |
|------------------------|----------------------|
| (Start_Partial_Line+1) | (End_Partial_Line-1) |
| IC on Bottom | IC on TOP |

hex Scan_Direction_Select

| Scan_Direction_Select | |
|-----------------------|-----------|
| 0x00h | 0x06h |
| IC on Bottom | IC on TOP |

hex Resolution_Select

| Resolution_Select | | | |
|-------------------|---------|-------|---------|
| 0x02h | 0x42h | 0x82h | 0xC2h |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex Start_Y_Select

| Start_Y_Select(IC on TOP) | | | |
|---------------------------|---------|-------|---------|
| 0x00h | 0x00h | 0x00h | 0x00h |
| 128x160 | 128x128 | 96x96 | 132x160 |

| Start_Y_Select(IC on Bottom) | | | |
|------------------------------|---------|-------|---------|
| 0x9Fh | 0x7Fh | 0x5Fh | 0x9Fh |
| 128x160 | 128x128 | 96x96 | 132x160 |

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 49/51 Page No. 49/51 |
|-----------------------|--|---------------------|-----------------------------|

hex PWE_X_Select

| PWE_X_Select | | | |
|--------------|---------|-------|---------|
| 0x7Fh | 0x7Fh | 0x5Fh | 0x83h |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex PWE_Y_Select

| PWE_Y_Select | | | |
|--------------|---------|-------|---------|
| 0x9Fh | 0x7Fh | 0x5Fh | 0x9Fh |
| 128x160 | 128x128 | 96x96 | 132x160 |

hex VCO_Select

| VCO_Select | | | |
|------------|---------|-------|---------|
| 0x08h | 0x0Ah | 0x0Ch | 0x08h |
| 128x160 | 128x128 | 96x96 | 132x160 |

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 50/51 Page No. 50/51 |
|-----------------------|--|---------------------|-----------------------------|

Write register SRAM_POSITION_X(0x18h)=Start_X_Select
Write register SRAM_POSITION_Y(0x19h)=Partial_Start_Y_Select
Write register SRAM_Control(0x17h)=Scan_Direction_Select

integer x,y
for y = 0 to (End_Partial_Line - Start_Partial_Line)
for x = 0 to PWE_X
Write WHITE(R:G:B=0x3Fh:0x3Fh:0x3Fh) data to SRAM

Delay 1 Frame Time

Write register MODE_SEL2(0x02h)=0x12h
Write register MODE_SEL1(0x01h)=Resolution_Select

Delay 2 Frame Time

Write register SRAM_POSITION_X(0x18h)=Start_X_Select
Write register SRAM_POSITION_Y(0x19h)=Start_Y_Select
Write register SRAM_Control(0x17h)=Scan_Direction_Select

integer x,y
for y = 0 to PWE_Y_Select
for x = 0 to PWE_X_Select
Write display data to SRAM

Write register VCO_Mode(0x05h)=VCO_Select

| | | | |
|-----------------------|--|---------------------|-----------------------------|
| 文件編號: Document No. | 文件名稱: C1L1-05 Software Design Guide Document Title: C1L1-05 Software Design Guide | 版別: 0.4 Rev. 0.4 | 頁次: 51/51 Page No. 51/51 |
|-----------------------|--|---------------------|-----------------------------|

5.4 Sleep Mode Mode




Figure 5.5 Sleep and Normal Exchange Flow

5.4.1 To Sleep Mode

Write register DAC_OP_CTRL(0x06h)=0x87h

Delay 2 Frame Time

Write register MODE_SEL1(0x01h)=0x00h

5.4.1 To Normal Mode

Write register MODE_SEL1(0x01h)=Resolution_Select

Delay 2 Frame Time

Write register DAC_OP_CTRL(0x06h)=0xC7h