



TFT LCD MODULE 1.77" 262K 128RGB*160 DOTS

MODULE NO.: GYTF018M1B0M

REVISION: A00

Customer Approval:		


	SIGNATURE
PREPARED BY	ANDY YI
CHECKED BY	
APPROVED BY	





Table of Contents

NO.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Revision	3
1	Features	4
2	General Specifications	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	6
5	Electrical Characteristics	6
6	Timing Chart	8
7	Optical Characteristics	19
8	Handling Cautions	23
9	Mechanical Drawing	24
10	Packing Drawing	25





Record of Revision

Rev	Issued Date	Description
0.0	Mar. 20, 2006	New Create for GYTF018M1B0M






1. FEATURES

The 1.77"(4.487cm) LCD module is an active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is used. Vertical drivers are built on the panel.

2. GENERAL SPECIFICATIONS

Item	Description	Unit
Display Size (Diagonal)	1.77 (4.487)	Inch (cm)
Display Type	Transmissive	
Active Area (HxV)	28.032 x 35.04	mm
Number of Dots (HxV)	128 x RGB x 160	dot
Dot Pitch (HxV)	0.073 x 0.219	mm
Color Arrangement	RGB Stripe	
Calar Namehana	65K	
Color Numbers	Driver IC support 262K	
Outline Dimension (HxVxT) *	34.0 x 45.78 x 2.90	mm
Weight	TBD	g


^{*} Exclude protrusions.





3. INPUT/OUTPUT TERMINALS

Interface	: CPU mode 8080(F	Parallel)
NO.	Name	Description
1	BL_K	LED1 Cathode
2	BL_A	LED Supply Voltage (LED1 Anode)
3	GND	System ground
4	VDD	Supply Voltage (2.5V~3.3V)
5	NC	Not connect
6	NC	Not connect
7	/CS	Chip Select(Low: Chip select; High: Chip de-select)
8	/RESET	Reset
9	RS	Command/DATA select (Low: command; High: data)
10	/WR	Write enable(Low: Write; High: Read)
11	/RD	Read enable
12	D7	Data 7
13	D6	Data 6
14	D5	Data 5
15	D4	Data 4
16	D3	Data 3
17	D2	Data 2
18	D1	Data 1
19	D0	Data 0
20	GND	System ground





4. ABSOLUTE MAXIMUM RATINGS

VSS=0V

Item	Symbol	Min	MAX	Unit	Remark
Supply Voltage	VDD		+4.6	V	
I/O Supply Voltage	VDDIO	-0.3	VDD+0.3	V	
Input voltage	VI	-0.3	VDD+0.3	V	Note 4-1
Back Light Forward Current	l _F	-	+25	mA	
Operating temperature	Topr	-20	+70		
Storage temperature	Tstg	-40	+80		

Note 4-1 :VI: D0~D7, /CS, RS, /WR, /RD, /RESET.

5. ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel


VSS=0V, Ta=25

ltem	Symbol	MIN	TYP	MAX	Unit	Remark
Supply Voltage	VDD	2.5	2.8	3.3	V	
Logic Input High Level	V _{IH}	0.8VDD		VDD	V	
Logic Input Low Level	V _{IL}	GND		0.2 VDD	V	
Power consumption in Normal Still mode (Line inversion, 70 Hz)	P _{Normal}		5.1	5.9	mW	
VDD Current consumption in Normal Still mode	I _{VDD- Normal}		1.8	2.1	mΑ	
Power consumption in 8 Color Partial Mode (Frame inversion , 50 Hz , 32 Line)	P _{Partial}		1.7	2.0	mW	Note 5-1
VDD Current consumption in 8 Color Partial Mode	VDD - Partial		0.6	0.7	mA	
Power consumption in Sleep Mode	P _{Sleep}		69	200	μW	
VCI Current consumption in Sleep Mode	I _{VDD} – Sleep		25	72	μΑ	

Note: 5-1: Power consumption test condition (VSS=0V, Ta=25)

a. Input voltage (VDD=2.8 V)


b. Test pattern: Color Bar








5.2 Driving TFT LCD Panel Block Diagram





5.3 Driving Backlight


Ta=25

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	l _F	-	30	30	mA	
Forward Current Voltage	V_{F}	3.0	3.2	3.4	V	Note 5-2
Backlight Power Consumption	W_{BL}	-	120		mW	

Note 5-2: Backlight driving circuit is recommend as the fix current circuit.

5.4 TFT LCD Panel Driver ASIC

The specifics please refer to the file: "C1L1-05 AISC CUSTOMER SPEC"







6. TIMING CHART

the Software Design Guide please refer to the file: "C1L1-05 Software Design Guide"

6.1 CPU Interface Mode


8-bit CPU Interface Mode








CPU Interface 8080 Mode



Normal Write Mode:


Item	Symbol	Min	Тур	Max	unit
Due quale time	t _{CYCLEW}	100	-	-	ns
Bus cycle time	tcycler	500	-	-	ns
AMP /PD pulse width low	P_{WLW}	40	-	-	ns
/WR, /RD pulse width low	P_{WLR}	250	-	-	ns
AAAD ADD and a middle birde	P _{WHW}	50	-	-	ns
/WR, /RD pulse width high	P _{WHR}	200	-	-	ns
Pulse rise/fall time	t_{WRr}, t_{WRf}	-	-	25	ns
Setup time [RS, /CS, /WR, RD]	t _{AS}	10	-	-	ns
Hold time [RS, /CS, /WR, RD]	t _{AH}	2	-	-	ns
Data setup time	t _{DSW}	25	-	-	ns
Data hold time	t _{HWR}	5	-	-	ns
Data output setup time	t _{DDR}	-	-	100	ns
Data output hold time	T _{DHR}	5	-	-	ns






6.2 Display Power Up Timing and Register Initialization Sequence

6.3.1.1 Initial Power Up in Normal Mode







Normal Mode Register Setting












IC on Top





6.3.1.2 Normal Mode Command Setting

	Instruction	R/W	D/C	IC on Bottom	IC on Top	Description	
6	MODE SEL1	0	0	0x01h	0x01h	1. Resolution 128x160	
	MODE_SEE1	0	1	0x02h	0x02h	2. 16/18 bits color	
2	MODE SEL2	0	0	0x02h	0x02h	Single Panel (Main On/Sub off) Line Investige	
		0	1	0x12h	0x12h	2. Line Inversion	
3	MODE_SEL3	0	0	0x03h	0x03h	1.CPU Interface 8 bits mode	
		0	1	0x00h	0x00h	1.01 o interiore o pito moto	
4	VCO Mode	0	0	0x05h	0x05h	1 VCO fraguency 1 82 MHz	
8.55	VCO_mode	0	1	0x08h	0x08h	1.VCO frequency 1.82 MHz	
5	WOOMIL OTDI	0	0	0x07h	0x07h	4 S-1/200M H = 4 484V	
5	VCOMH_CTRL	0	1	0x7Fh	0x7Fh	1. Set VCOM_H = 4.184V	
6	VOCANI OTDI	0	0	0x08h	0x08h	4 0-11/00/14 - 0.077/4	
6	VCOML_CTRL	0	- 1	0x17h	0x17h	1. Set VCOM_L = 0.377V	
1040		0	0	0x18h	0x18h		
7	SRAM_Position_X	0	1	0x00h	0x7Fh	Set starting position in x-axis as writing SR	
0/28	201100-01 100 1001	0	0	0x19h	0x19h	1/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2/2	
8	SRAM_Position_Y	0	1	0x00h	0x9Fh	Set starting position in y-axis as writing SRAM	
		0	0	0x17h	0x17h		
9	SRAM_Control	0	1	0x00h	0x06h		
		0x3Fh : 0X3Fh)		0x06h	0x06h		
		0	0	UXU6N	UXUBN		
10	DAC_OP_CTRL	0	1	0xC7h	0xC7h	1. Set nPWDN = 1 to turn on DC/DC	





6.3.1.3 Normal Mode → Partial Mode Register Setting

Enter Partial Mode

11

VCD_Mode

	Instruction	R/W	Ð/C	IC on Bottoin	IC an Top	Description
	SRAM_Position_X	· '-, · ' G - '-, · '	erine erin	0x18n	ี ซึ่ง18h	1. Set starting position in x-axis as writing SRAM.
	STORM FOSIDOIT_A.	i e øiei	effec i te (1)	i dacka i i	.0x7Ph	1. Get starting poeticer in x-axis as writing Green.
	SRAM_Position_Y	: ::: :: :::::::::::::::::::::::::::::	·: :::a:::::	id lox49nidii	0x19is.∵	1
<mark>2</mark>			1.11411.11	მxach	Ox98h	1. Set starting position in yeaxis as writing SRAM
	SRAM_Control		1.1.01.1.1	. 11. 0x17h 11.1	:.:∂x17h:	
	SKASI_CONTOL	· · · · · · · · · · · · · · · · · · ·	1:::1::::	-: :-:ðkgöh:::-:	0x06h	
						
4	MODE SEL2	Û	0	0x02h	მჯ 02 N	
7	MODI_SEL2	G	1	0x32h	0x32h	
5	MODE SEL1	ű	a	მჯშ%h	ՕՋՕՑԻ	
		0	1	0xDEh	OxD ⊡ n	
aít 3 fram	ie (16 67x3 ms) time to	enter 8 colo	or partial mo	ide and frame in	iversion	
6	PDE-Y	£.	Û	9x16h	9x16h	Set partial Area (st Horizontal Line
•	LDE-1	Ç	1	0x40h	9x40h	ou pestia: Mice sat Horizonta: Dric
,	Pbs.Y	0	0	9x14h	0x14h	Set partial Area £ast Hexizontal £ine
	rban	6	1	0x1Fb	0xt#h	Set pastial Med 2001 RealZordas Elife
8	SRAM Position X	0	1.000	0x16h	- 0x18h	1. Set starting position in x-axis as writing SRAM
	Dicking Camera's	0	14,114,11	0x0Ch	/142 xo	1. Oot stall bild bostost it is also sa with 8 courts
9	SRAM_Position_Y	orio Biolio	100	dx49h	0x19h	1, Set starting position in y-axis as writing SRAM
· · · · · · · · · · · · · · · · · · ·	CACHAIL A GARGOLL 1	(-) (-)B (-) (-)	141 (41 (41	-: :-:0x2¢h:::-:	ояз#К	1. der em mid brestver in Alavid da vernis avviri.
10	SRAM_Control	6	.::.; : ;::::	0x47h	- 0x17h	
	Ottodat Politici	11.10.11.11	, i i , i 1 , i i i ,	in, hi dxpch(h, hi-	0x98h	
eger x.v	o 127					

0x05h


0x28h

ರಿಸರಿಕೆಗಿ


дхѮ8ѣ

1, \$et VCO = \$,\$213/4//Hz

GYTF018M1BOM Rev. A00 P13/26 MAR 2007











6.3.1.4 Partial Mode → Normal Mode Register Setting

Exit Partial Mode

	Instruction	R/W	D/C	IC on Bottom	IC on Top	Description
1	SRAM_Position_X	0	0	0x18h	0x18h	Set starting position in x-axis as writing SRAM
11.5%		0	1	0x00h	0x7Fh	
2	SRAM_Position_Y	0	0	0x19h	0x19h	1. Set starting position in y-axis as writing SRAM
- 2		0	1	0x20h	0x3Fh	
3	SRAM Control	0	0	0x17h	0x17h	
3	SKAW_COILLOI	0	1	0x00h	0x06h	Ŷ
	ite White data(R : G : B ime (16.67x2 ms) time to	show at lea	st one whit	e frame	av.	
6	MODE SEL2	0	0	0x02h	0x02h	Set Line Inversion
2000	Mariano , Mariano	0	1	0x12h	0x12h	7,50,511.00,00,00,000 1
7	MODE SEL1	0	0	0x01h	0x01h	Set 16/18 bits color
2012.77		0	1	0x02h	0x02h	The interest of the second of
Vait 2 fra	me (16.67x2 ms) time to	enter norm	al mode an	d line inversion		
8	SRAM Position X	0	0	0x18h	0x18h	Set starting position in x-axis as writing SRAM
8776		0	1.	0x00h	0x7Fh	
9	SRAM Position Y	0	0	0x19h	0x19h	Set starting position in y-axis as writing SRAM
	ondan_r odnion_r	0	1	0x00h	0x9Fh	October in green on in y and as in ining or on in
10	SRAM_Control	0	0	0x17h	0x17h	
1588		0	1	0x00h	0x06h	
nteger x, for x = 0 for y =	у	0	1	0x00h	0x06h	
8.01	VCO Mode	0	0	0x05h	0x05h	
11				The state of the s	200 000 000 000 000 000 000 000 000 000	





6.3.1.5 Normal Mode → Sleep Mode Register Setting

Enter Sleep Mode


	Instruction	R/W	D/C	IC on Bottom	IC on Top	Description		
4	DAC_OP_CTRL	0	0	0x06h	0x06h	1. nPWDN = 0		
- 1	DAC_OP_CIRL	0	1	0x87h	0x87h	1. HEVVDIN = 0		
Vait 2 fra	me (16.67 x 2 ms) tim	е						
2	MODE SEL1	0	0	0x01h	0x01h	1. SLP = Sleep Mode		
2	MODE_SEL1	0	1	0x00h	0x00h	1. SEF - Sleep Wode		

6.3.1.6 Sleep Mode → Normal Mode Register Setting

Exit Sleep Mode

	Instruction	R/W	D/C	IC on Bottom	IC on Top	Description		
4	MODE SEL1	0	0	0x01h	0x01h	1. SLP = Normal Mode		
	MODE_SEL1	0	1	0x02h	0x02h	1. SLP – Normal Wode		
/ait 2 fra	me (16.67 x 2 ms) tim	e						
2	DAC OP CTRL	0	0	0x06h	0x06h	1. nPWDN = 1		
2	DAC_OP_CIRL	1020	1000	0xC7h	0xC7h	11. 11 - 11 - 1		


6.3.1.12 Normal Mode → Power Down




6.3.1.13 Normal Mode → Power Down Register Setting

	Instruction	R/W	D/C	IC on Bottom	IC on Top	Description		
ч	DAC_OP_CTRL	0	0	0x06h	0x06h	1, nPWDN = 0		
	DAC_OF_CIRE	0	1	0x87h	0x87h			
Vait 2 fra	ame (16,67 x 2 ms) tim	ie						
2	MODE_SEL1	0	0	0x01h	0x01h	1. SLP = Sleep Mode		
-	ODE_GEE1	0	1	0x00h	0x00h	1. SLF = Sleep Wode		

GYTF018M1BOM Rev. A00 P16/26 MAR 2007












6.4 Gray Scale of Each Color

65K

								D	ata	Sign	al							Gray
Color	Display			Red					Gre	en					Blue	!		Scale
		R0	R1	R2	R3	R4	G0	G1	G2	G3	G4	G5	В0	В1	В2	ВЗ	В4	
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
	Blue	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	-
	Green	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	-
Basic Color	Cyan	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	-
Dasic Color	Red	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	-
	Magenta	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	-
	Yellow	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	-
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R0
	Dark	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1
		0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R2
Gray Scale																		R3~
of Red																		R28
		1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	R29
	Light	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	R30
	Red	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	R31
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G0
	Dark	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	G1
		0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	G2
Gray Scale																		G3~
of Green																		G60
		0	0	0	0	0	1	0	1	1	1	1	0	0	0	0	0	G61
	Light	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	G62
	Green	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	G63
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	В0
	Dark	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	B1
		0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	B2
Gray Scale																		B3~
of Blue																		B28
		0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	B29
	Light	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	B30
	Blue	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	B31






7. OPTICAL CHARACTERISTICS

7.1 Optical Specification

7.1.1 Transmissive Mode (Back Light On, LED current = 20mA)

Ta=25


Item		Symbol	Condition	MIN	TYP	MAX	Unit	Remarks	
	3 o`clock	11		TBD	35				
Viewing angles	9 o`clock	12	CR = 2	TBD	60		Degree	Note 7-1	
Viewing angles	12 o`clock 21 (Gray Scale Inversion Direction: 9 o`clock) TBD 60	60		Degree	INOLE 7-1				
	6 0`clock	22		TBD	60	1			
Contrast	ratio	CR		250	300	-		Note 7-2	
Uniform	ty Lu			70	80	-		Note 7-9	
Response	Time	Tr + Tf	=0°		35		ms	Note 7-3	
Luminar	nce	L	_0	TBD	150		cd/m ²	Note 7-4	
Chromaticity	White	u`		TBD	0.201	TBD		Note 7-5	
Officialities	VVIIILG	V`		TBD	0.467	TBD		Note 7-5	






7.2 Basic Measure Condition


- (1) Ambient Temperature: Ta=25
- (2) Testing Point: Measure in the display center point and the test angle $T=0^{\circ}$
- (3) Measuring System
 - a. Measure System C







Note 7-1: Viewing angle diagram:





Note 7-2: Contrast Ratio as Backlight On: (Measure System C)

Contrast ratio is measured in optimum common electrode voltage. The signal amplitude

$$CR = \frac{Luminance with white image}{Luminance with black image}$$

Note 7-3: Definition of response time: (Measure System C)







Note 7-4: Luminance: (Measure System C)

Test Point: Display Center LED Current $I_F = 20 \text{ mA}$

Note 7-5: Chromaticity: The same test condition as Note 7-4.

Note: 7-6: Contrast Ratio as Backlight Off (Measure System B)

Contrast ratio is measured in optimum common electrode voltage. The signal amplitude

Note 7-7: White chromaticity as back light off (Measure System A)

Note 7-8: Reflectance (Measure System B)


Reflection $ratio(R) = \frac{\text{Light detected level of refection by the LCD module}}{\text{Light detected level of refection by the standard white}}$


Notes 7-9: Definition of uniformity: Light on backlight 5 minutes before test.

Uniformity (Lu)= Minimum Luminance of 9 test points

Center Point Luminance of 9 test points

The definition of 9 test points:







8. HANDLING CAUTIONS

8.1 ESD (Electrical Static Discharge) Strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommended ESD strategy


- 8.1.1 In handling LCD panel, please wear non-charged material gloves. Connect the wrist conduction ring to the earth and the conducting shoes to the earth are necessary.
- 8.1.2 The machine and working table for the panel should have ESD protection strategy.
- 8.1.3 In handling the panel, using ionized air to decrease the charge in the environment is necessary.
- 8.1.4 In the process of assembly the module, shield case should connect to the ground.

8.2 Environment

- 8.2.1 Working environment of the panel should be in the clean room.
- 8.2.2 The front polarizer is easy damaged. Handle it carefully and do not scratch it by sharp material.
- 8.2.3 Panel has polarizer protective film in the surface. Please remove the protection film of polarizer slowly with ionized air to prevent the electrostatic discharge.


8.3 Others

- 8.3.1 Turn off the power supply before connecting and disconnecting signal input cable.
- 8.3.2 Water drop on the surface or condensation as panel power on will corrode panel electrode.
- 8.3.3 As the packing bag open, watch out the environment of the panel storage. High temperature and high humidity environment is prohibited.
- 8.3.4 When the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hand cleanly by water and soap as soon as possible.







9 MECHANICAL DRAWING














10 PACKING DRAWING



1.8" Module delivery packing method

- (1). Placed the module into tray cavity(with panel display face down).
- (2). The tray stacking with 20 layers and with 1 empty tray above the stacking tray unit. Place 2 pcs desiccants above the empty tray then place the stacking tray unit into the LDPE bag and sealing the bag opening by adhesion tape.
- (3). Placed the package unit into the carton and cover 1pc cardboard above the package unit.
- (4). Carton sealing with adhesive tape.