

# Digital Electronics

- \* Discrete Signals
- \* Noise  $\rightarrow$  High frequency

## Number System

↳ decimal  $\rightarrow$  Set of numbers ( $0 - 9$ ) *(digits)*

*(10 static symbols)*

↳ Octal Number System ( $0 - 7$ ) *(Octal digits)*


↳ Hexadecimal ( $0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F$ ) *(Hex)*  
*(16 symbols)* *(Hexadecimal digits)*

## Binary number System :-

*(can be anything)*  
*(10V, 5V etc.)*

two (2)  $\rightarrow (0, 1)$

*(Binary digits)*  
*Bits*



• Base  $\rightarrow$  Count of Symbols in a set (Number System) *(Many steps)*

$\therefore$  Base of Decimal  $\rightarrow 10$

Octal  $- 8$

Hexadecimal  $- 16$

Binary  $- 2$

$b^5 \ b^4$  weight  
 $\dots 1 \ 0$  Position  
 ex. ... 1 0  
 99.

ex. - 99

$$\boxed{\text{Value} = \sum_{-\infty}^{+\infty} \text{Digit} \times \text{weight}}$$

$$\begin{aligned} \text{Value} &= \sum \text{Digit} * (\text{Base})^{\text{Position}} \\ (\text{Always Decimal}) &= 9 \times 10^1 + 9 \times 10^0 \end{aligned}$$

Any Number  
to decimal

Octal number  $\rightarrow$  to decimal

$$\textcircled{1} (537)_8 \quad \textcircled{2} 346$$

Value of  $(537)_8$

$$\text{Value} = \sum \text{octal digit} * (\text{Base})^{\text{Position}}$$

$$= 5 \times 8^2 + 3 \times 8^1 + 7 \times 8^0$$

$$= 320 + 24 + 7$$

$$= (351)_{10}$$

converted.

Hexadecimal  $\rightarrow$  Decimal

$$\textcircled{1} (1A2)_{16}$$

$$\text{Value} = \sum \text{hex digit} * (\text{Base})^{\text{Position}}$$

$$= 1 \times 16^2 + A \times 16^1 + 2 \times 16^0$$

$$= 256 + 160 + 2$$

$$= (418)_{10}$$

$$\boxed{A \rightarrow 10}$$

# Binary to decimal

1)  $(1110)_B$

3 2 1 0 ← Position

1 1 1 0

Value =  $\sum \text{bit} \times (\text{base})^{\text{Position}}$


$$\text{Value} = 1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0$$

$$\text{Value} = 8 + 4 + 2 + 0$$


$$\text{Value} = (14)_{10}$$

Conversion of Decimal to Other number system

10



Procedure →



$Q_1 \rightarrow \text{Reminder}$

$Q_2$

$Q_n$

Ex: Convert  $(14)_{10}$  to  $(\ )_2$

$$\begin{array}{r}
 2 | 14 \\
 2 | 7 \\
 2 | 3 \\
 2 | 1 \\
 \hline
 0
 \end{array}
 \rightarrow 0 \rightarrow 1 \rightarrow 1 \rightarrow 1 \rightarrow 1
 \quad (1110)_B$$

\* Stop when Quotient is zero \*

Convert  $(418)_{10}$  to  $(\ )_8$

$$\begin{array}{r}
 8 | 418 \\
 8 | 52 - 2 \\
 8 | 6 - 4 \\
 \hline
 0 - 0
 \end{array}
 \rightarrow (642)_8$$

Convert  $(418)_{10}$  to  $(\ )_{16}$

$$\begin{array}{r}
 16 | 418 \\
 16 | 26 \\
 16 | 1 \\
 \hline
 0
 \end{array}
 \rightarrow (1A2)_{16}$$

$(10 = A)$

## # Number System:-

- Decimal number system
- Binary numbers system
- Hexadecimal number system
- Octal number system

# Decimal number system:- → Base = 10

- ↳ 0, 1, 2, 3, 4, 5, 6, 7, 8, 9

# Octal number system:- → Base = 8

- ↳ 0, 1, 2, 3, 4, 5, 6, 7

# Hexadecimal number system → Base = 16

- ↳ 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

# Binary number system:- → Base = 2

- ↳ 0, 1 → "Bits"

Base is  
number of  
symbols (digit)  
in the  
number  
System

## # Conversions b/w number system:-

Conversion b/w any system to decimal

$$\text{Value} = \sum_{\text{in decimal}} \text{Digit} \times (\text{Base})^{\text{Position}}$$

This is called Weight

1 0 ← position

For instance:-

9 9

This is decimal itself

$$\therefore \text{Value} = 9 \times 10^1 + 9 \times 10^0 = \underline{\underline{99}}$$

$$\textcircled{Q}(537)_8 \rightarrow (?)_{10}$$

$$5 \times 8^2 + 3 \times 8' + 7 \times 8^\circ = (251)_{10}$$

$$\textcircled{Q} ((A2)_{16} = (?)_{10}$$

$$1 \times 16^2 + A \times 16^1 + 2 \times 16^0 = (418)_{10}$$

$$@((110)_2) = (?)_{10}$$

$$1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = (14)_{10}$$

## # Conversion from decimal to other systems:-

Required Base R.B	<u>Decimal number</u> <u>Quotient 1 (<math>Q_1</math>)</u> <u><math>Q_2</math></u> ... <u>Until quotient is zero</u> <u><math>Q_n</math></u> ... $\tau_n$ 0	<u>Remainder <math>\tau_1</math></u> $\tau_2$ $\vdots$ $\tau_n$
----------------------	---	--

Converted number = ( $\sigma_n \sigma_{n-1} \sigma_{n-2} \dots \sigma_2 \sigma_1$ )

$$\textcircled{Q} (14)_{10} \longrightarrow (?)_2$$

2	14	
2	7	- 0 ↑
2	3	- 1 ↑
2	1	- 1
0	-	1

$(1110)_2 \rightarrow$  Required number  
in Binary

$$\textcircled{Q} (418)_{10} \rightarrow (?)_8$$

$$\begin{array}{r} 8 | 418 \\ 8 | 52 - 2 \\ 8 | 6 - 4 \\ \hline 0 - 6 \end{array}$$

$(642)_8 \rightarrow$  Required number in octal

$$\textcircled{Q} (418)_{10} \text{ to } (?)_{16}$$

$$\begin{array}{r} 16 | 418 \\ 16 | 26 - 2 \\ 16 | 1 - 1 \\ \hline 0 - 1 \end{array}$$

$(1A2)_{16} \rightarrow$  Required Number in Hexadecimal

## # Boolean Algebra :-

\* Rules :-

→ Complement :-  $\bar{x} / x' / x''$

$$0 = \bar{1}$$

$$1 = \bar{0}$$

$$*\bar{(\bar{A})} = A$$

$$* A + 0 = A$$

$$A + 1 = 1$$

$$A \cdot A = A$$

$$A \cdot \bar{A} = 0$$

$$A + \bar{A} = 1$$

$$A \cdot 0 = 0$$

$$A \cdot \bar{A} > 0$$

$$\left| \begin{array}{l} A + B = B + A \\ A \cdot B = B \cdot A \\ A \cdot (B + C) = A \cdot B + A \cdot C \\ \uparrow \\ \text{AND operator} \\ (\text{Dot operator}) \\ \uparrow \\ \text{Logical product} \end{array} \right.$$

OR operator  
(+ operator)

Logical Sum

\*  $A + \bar{A}B = A + B$

# SOP form:-  $\rightarrow$  Minterm ( $m_x$ ) in Canonical form  
 ↳ Sum of Product

Q) Simplify :-  $Y = ABC + \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + B\bar{C} + A\bar{C} + A$

SOL:-

$$\begin{aligned}
 Y &= ABC + \bar{B}\bar{C}(\bar{A}+A) + B\bar{C} + A(\bar{C}+1) \\
 &= ABC + \bar{B}\bar{C} + B\bar{C} + A \\
 &= ABC + \bar{C}(\bar{B}+B) + A \\
 &= ABC + \bar{C} + A = A(1+BC) + \bar{C} = A + \bar{C} \\
 Y &= A + \bar{C}
 \end{aligned}$$

# POS expression:-

↳ Product of Sum

$$Y = (A+B+C) \cdot (\bar{A}+\bar{B}+\bar{C}) \cdot (A+\bar{B}+\bar{C}) \cdot (B+\bar{C}) \cdot (A+\bar{C}) \cdot A$$

↳ This can also be similarly simplified as above using boolean algebra rules

\* Standard form of SOP & POS is called Canonical

if there are 3 variables  $A, B, C$

→ normal SOP, Eg:  $AB + B\bar{C}\bar{A}$

↳ Because  $C$  is missing in first term

→ Standard SOP, Eg:  $\bar{A}BC + A\bar{B}\bar{C}$

Even for POS  
 Each term of the Standard form should contain all the IP variables be it in normal form or complimented form

# Logic Gates:-

↳ Has many inputs and single output

Basic Gates:- i) NOT  
 ii) AND  
 iii) OR

Other Gates:- i) XOR  
 ii) XNOR

Universal Gates:- i) NAND  
 ii) NOR

## # Not Gate:-



Truth table

X	Y
0	1
1	0

## # AND Gate:-



Truth table

X	Y	Z = X · Y
0	0	0
0	1	0
1	0	0
1	1	1

## # OR Gate:-



Truth table

X	Y	Z = X + Y
0	0	0
0	1	1
1	0	1
1	1	1


## # Universal Gates:-

- ↳ NAND gate
- ↳ NOR gate

Universal Gates can be used to realise any other gate.

# NAND gate:-

Symbol:-




Truth table:-

X	Y	Z = $\overline{x \cdot y}$
0	0	1
0	1	1
1	0	1
1	1	0

# NoR Gate:-

Symbol:-




Truth table:-

X	Y	Z = $\overline{x+y}$
0	0	1
0	1	0
1	0	0
1	1	0

# NOT using NAND:-



# OR using NAND:-




T-Table:

X	y	$\bar{x}$	$\bar{y}$	$\bar{x} \cdot \bar{y}$	$\bar{x} \cdot \bar{y} = z$
0	0	1	1	1	0
0	1	1	0	0	1
1	0	0	1	0	1
1	1	0	0	0	1

This is  
OR Gate

# AND using NAND:-




Prove using T-Table.


# NOT using NOR:-




# OR using NOR:-



# AND using NOR:-



# XOR Gate: Gate whose O/P is 0 when I/P are equal else it is 1



Truth table:-

X	Y	Z = X ⊕ Y
0	0	0
0	1	1
1	0	1
1	1	0

Minterm

$$\bar{x} \cdot \bar{y}$$

$$\bar{x} \cdot y$$

$$x \cdot \bar{y}$$

$$x \cdot y$$

$$Z = \sum (m_1, m_2)$$

$$Z = \bar{x}y + x\bar{y}$$

Expression for  
XOR

XNOR is Compliment  
of XOR

# De Morgan's Theorem:- Just distribute the compliment on top even to the logic operators, that's it

Theorem 1:- Compliment of Sum is product of individual compliments

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

Theorem 2:- Compliment of Product is sum of individual Compliments

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

Proof:-

A	B	$\bar{A}$	$\bar{B}$	$A \cdot B$	$A+B$	$\bar{A} \cdot \bar{B}$	$\bar{A}+\bar{B}$	$\overline{A \cdot B}$	$\overline{A+B}$
0	0	1	1	0	0	1	1	1	1
0	1	1	0	0	1	0	1	1	0
1	0	0	1	0	1	0	1	1	0
1	1	0	0	1	1	0	0	0	0

From the above T.T  $\Rightarrow \overline{A+B} = \bar{A} \cdot \bar{B} \Rightarrow$  1st Theorem


$\overline{A \cdot B} = \bar{A} + \bar{B} \Rightarrow$  2nd Theorem

Q) Simplify and realize logic circuit:-

$$Y = abc + \bar{a}\bar{b}\bar{c} + \bar{b}\bar{c} + a\bar{c} + bc$$


$$\begin{aligned} \Rightarrow Y &= abc + \bar{c}(\bar{b}(a+1)) + a\bar{c} + bc \\ &= abc + \bar{b}\bar{c} + a\bar{c} + bc \\ &= b(c(a+1)) + \bar{b}\bar{c} + a\bar{c} \\ &= bc + \bar{b}\bar{c} + a\bar{c} \\ \therefore Y &= \bar{b}\bar{c} + bc + a\bar{c} \end{aligned}$$

Logic circuit :-



Similarly we can make circuit for unsimplified circuit too

Q) Find the boolean expression for the following:-



Soln:-

$$y = i + g$$

$$\begin{aligned} g &= \bar{d} \\ i &= e \cdot h \\ e &= a \cdot b \\ h &= \bar{f} \\ f &= \bar{e} \cdot \bar{c} = \bar{a} \cdot \bar{b} \cdot \bar{c} \\ h &= \bar{a} \cdot \bar{b} \cdot \bar{c} \\ h &= \bar{a} \cdot \bar{b} \cdot \bar{c} = (\bar{a} + \bar{b}) \bar{c} \end{aligned}$$

$$h = \bar{a}\bar{c} + \bar{b}\bar{c}$$

$$i = e \cdot h = (\bar{a} \cdot b) (\bar{a} \bar{c} + \bar{b} \bar{c})$$


$$= \cancel{\bar{a}} \cancel{\bar{c}} + \bar{a} \bar{b} \bar{c} + b \bar{a} \bar{c} + \cancel{b} \cancel{\bar{c}}$$

$$i = \bar{a} \bar{b} \bar{c} + \bar{a} b \bar{c}$$

$$y = i + g = \bar{a} \bar{b} \bar{c} + \bar{a} b \bar{c} + \bar{d}$$

$$y = \bar{c} (\underbrace{\bar{a}b + \bar{a}b}_{XOR}) + \bar{d}$$

Simplified Ckt:-



# Combinational circuits:

→ O/P depends only on inputs

i.e. No I/P  $\Rightarrow$  No O/P

Half adders & Full adders

Adds 2 bits      Adds 3 bits  
 and gives 2 O/P    and gives 2 O/P } 3rd bit is carry  
 Sum & carry      Sum & carry      in from previous  
 step

# Half adder:

Let  $a, b$  be two I/P bits


Truth table:

X	Y	Sum	Carry	
0	0	0	0	$m_0$
0	1	1	0	$m_1$
1	0	1	0	$m_2$
1	1	0	1	$m_3$

Consider Sum O/P:-

$$S = \sum(m_1, m_2) = \bar{X}Y + X\bar{Y}$$

Sum ckt:-




This is Basically  
XOR Gate



Consider Carry O/P:-

$$C = \sum m_3 = XY$$

Carry Ckt:-



\* Complete Half adder circuit:-



## # Full adder :-

↳ Adds 3 bits

Two inputs are  $X \& Y$

Third one is Carry in ( $C_i$ )

## Truth table :-

	X	Y	$C_i$	S	$C_o$
$m_0$	0	0	0	0	0
$m_1$	0	0	1	1	0
$m_2$	0	1	0	1	0
$m_3$	0	1	1	0	1
$m_4$	1	0	0	1	0
$m_5$	1	0	1	0	1
$m_6$	1	1	0	0	1
$m_7$	1	1	1	1	1

$$\text{Sum} = \sum(m_1, m_2, m_4, m_7)$$

$$\text{Carry} = \sum(m_3, m_5, m_6, m_7)$$

## Consider Sum :-

$$S = \bar{x}\bar{y}C_i + \bar{x}y\bar{C}_i + x\bar{y}\bar{C}_i + xyC_i$$


$$= C_i(\bar{x}\bar{y} + xy) + \bar{C}_i(\underbrace{\bar{x}y + x\bar{y}}_{x \oplus y})$$

$$S = C_i \oplus (x \oplus y)$$

Simplest Possible

Ckt

## Sum Ckt :-




Consider Carry/Carry out ( $C_0$ ):-

$$C_0 = \bar{x}yC_i + x\bar{y}C_i + xy\bar{C}_i + xyc_i$$

$$= C_i(\bar{x}y + x\bar{y}) + xy(\bar{C}_i + C_i)$$

$$C_0 = C_i(x \oplus y) + xy$$

Carry out Ckt:-



\* Complete Full adder Ckt




# Sequential Circuits:-

↳ Depends on not only the I/P but also on  
previous O/P

Memory  $\leftarrow$  PAST

Block Diagram:-



Memory  $\rightarrow$  (Hold data)


↳ Also a logical circuit  
(Combinational)

↳ Use logic gates

↳ Universal Gates

↳ NAND / NOR

1 bit of data can be held in a "Flip Flop"




# Flip Flops:-

- SR f/f  $\rightarrow$  Set-Reset f/f
- D f/f  $\rightarrow$  Data f/f
- JK f/f  $\rightarrow$  I/P are J & K
- T f/f  $\rightarrow$  Toggle f/f

# SR Flip-Flop:-

NOR Based




Uses 2 NOR Gates

I/P are S & R

O/P are Q-bar & Q

NAND Based



Uses 2 NAND Gates

I/P are S & R


O/P are Q & Q-bar

The outputs are cross coupled  
and fed back to I/P

# \* Characteristics Table / Transition Table:-

NOR Based: Responds to high values  
"Active high"


S	R	Q	$\bar{Q}$
0	0	No change	
0	1	0	1
1	0	1	0
1	1	0	0




$Q$  &  $\bar{Q}$  are complementary to each other, thus cannot have same value

NAND Based:- Responds to Low values  
"Active low"

$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$
0	0	1	1
0	1	1	0
1	0	0	1
1	1	No change	




$\rightarrow$  Invalid I/P       $\rightarrow$  O/P is Set       $\rightarrow$  " " Reset }      O/P is Q




## # Gated Latch (Clocked Latch)


↳ is flip flop



Level Triggered Flip Flop




## # JK Flip-Flop:-



Since in SR flip flop the 1 1 I/P is invalid to avoid that and make use of that state also we need JK flip flop where if both the inputs are high we get some value in the O/P which is a toggle, where it exchanges the pre existing values

## Characteristics table

J	K	Next State
0	0	No change
0	1	(J) set
1	0	(K) set
1	1	Toggle





} The value of J/K is set

↳ Toggles, the pre-existing O/P if I/P is 11

## # Toggle Flip-Flop:-

↳ Short J & K & make them 1 & 0




Gen. truth table for T flip flop

T	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0
0	1	1
1	0	1
1	1	0

If toggle is low, previous O/P is retained, if toggle is high, previous O/P is toggled

## # D Flip-Flop :-

↳ Characteristic table




D	Clock	Next Output
1	↑	1
0	↑	0

Δv\*x\*flogx dx note

Clock O/P follows the data


Q<sub>n+1</sub> (final O/P) depends only on the I/P which is D and \*DOES NOT\* depend on the first O/P which is Q

## # Shift Registers:-



A flip flop can hold/store 1 bit of data either '0' or '1'

To store data  $> 1$ , multiple flip flops are required.




2 flip flops can hold 4 Data values

Suitable  
is D f/f's

$\therefore N$  f/f's can hold max of  $= 2^N - 1$  data values

\* Group of flip flops act as a register, which can hold a value.

## # 4-bit Shift Registers:-



We need to perform two operations :-

- 1) Loading the register
- 2) Reading the register

## \* Loading the registers:-

→ Load the data parallelly / serially

Serial Loading	Parallel Loading
# One data bit is loaded at every pulse of the clock, its rising edge $Clk$	# All are loaded together
# Data is loaded at first flip flop	# All at once
# Slow loading	# Fast loading

## ② Reading the register:-


Reading of data maybe in parallel or series

### # Shift Register Operations:-

① Serial In Serial Out (SISO) →




② SI PO





4 Bits  
↓  
4 flip flops


③ PI SO



④ PI PO




# \* Note: Rising Edge Clock pulse




- \* The Shift Register is 4 bits in size (can be  $N$  bits)
- \* Clock common to all f/f's
- \* Data is fed to the 1st f/f in series and data read serially out from last f/f
- \* The O/P of the previous f/f is I/P for the next f/f
- \* Thus data shifts from D<sub>0</sub> to D<sub>3</sub>

- \* To load the data ' $N$ ' clock pulses are required where  $N$  is no. of f/f. In this case 4
- \* To read the data  $n-1$  clock pulse are req. in this case 3

- \* Total time required to read & load is  $\frac{2n-1}{2}$
- Load  $\leftarrow \frac{n}{2} + \frac{n-1}{2} \rightarrow$  read
- Loading & Reading of SISO**





\* Loading is serial

\* Reading is parallel

\* To load it takes ' $N$ ' clock pulses, here it is 4


\* At the end of the  $N^{\text{th}}$  clock pulse, data is ready to be read at once, without any clock pulse separately for reading.

\* Total time required to read &


load is  $\frac{n}{n}$

load  $\leftarrow \frac{n}{n} \rightarrow$  read

### Loading & Reading of SIPO



### # PIPO :-



\* Data is loaded to all the flip-flops in parallel at once

\* Data is read serially from D3

\* 1 Clock loads all the bits parallelly

\* For reading we need  $n-1$  clock pulse


\* Total no. of clock for reading & writing =  $\frac{2n}{2}$

$$\text{load} \leftarrow \frac{1}{1} + \frac{2n-1}{2} \rightarrow \text{Read}$$


# Loading & Reading of PISO

PISO(Parallel In Serial out)

one bit extra



# PIPO:-



- \* Data loaded in 1 clk at once, so only 1 CLK pulse needed
- \* Data can be read immediately after loading, so for reading 0 clock pulse is needed.


\* Total of CLK pulse needed is 1

load  $\leftarrow$  1 + 0 → read

# Loading & Reading of PIPO

PIPO(Parallel In Parallel out)

one



NOTE:

SISO is the slowest register  
PIPO is the fastest register

Ready of QP

no clk pulse required for ready of QP  
 $= 0$

Mode	Loading	Reading	Total
SISO	<u>n</u>	<u>n-1</u>	<u>2n-1</u>
SIPO	<u>n</u>	<u>0</u>	<u>n</u>
PISO	<u>1</u>	<u>n-1</u>	<u>n</u>
PIPO	<u>1</u>	<u>0</u>	<u>1</u>

## # Counters:-

- It is a sequential ckt consisting of flfs
- Counters indicate a no. of events, and events are applied through clock pulses
- Counter value is updated on every clock pulse

\* Counters can indicate max value


\* Max values depend on no. of flf & is given by  $2^n - 1$   
 ↳ (n)

\* If it has 3 bits then it is 3-bit counter  
 and it can count from  $0 \rightarrow 2^{n-1}$ , i.e.  $0 \rightarrow 2^3 - 1 \approx 0 \rightarrow 7$   
 $2^n$  Counts ← 8 counts

\* Counter can be
 

- Asynchronous
- Synchronous.

## # 3-bit Asynchronous counters :- (Ripple Counter)



**Clock**

here :  $Q_0$  is connected to bubbled clock pulse,  $Q_0$  operates in falling edge of clock pulse

clock pulse with bubble, meaning flip flop works only in falling edge i.e. when saw pulse comes down

\* Similarly  $Q_1$  depends on bubbled clock pulse of  $Q_0$  & so on....


\* In case of asynchronous counter, clock is applied to first f/f

\* Subsequent f/f have clock input fed from O/P of previous f/f, as a result it is slow, because they depend on previous f/f's clock pulse / O/P

### # Counter output :-

Timing waveform

Clock



$Q_0$



$Q_1$



$Q_2$



Respond to -ve edge of each subsequent clock

and the clock for next f/f depends on the O/P of previous f/f

\* Asynchronous counters are simple and slow

\* Propagation delay increases with more no. of f/f's in the counter

\* N f/f counters will have  $N \times t_p$  times of delay where  $N \rightarrow$  No. of f/f

$t_p \rightarrow$  Propagation delay of f/f

purple arrow encountered (falling edge)  
here . And initially all are initial  
state.  
when purple  
taker  
when falling edge  
of f/f  
Only f/f be

## # 3-bit synchronous counters:-

