**Specification Coverage -** Quick Reference  
UVVM Support VIP

The Specification Coverage feature (aka Requirements Coverage) is an efficient method for verifying the requirement specification.

***Note: The first page of this QuickRef is just for syntax reference. For an introduction to the Specification Coverage concept, please see page 2.***

# UVVM VHDL Methods – see Table 2 for details.

|  |  |  |
| --- | --- | --- |
| **Procedure** | **Parameters** | **Examples** |
| **initialize\_req\_cov**() | testcase name (string), requirement list file (string), partial coverage file (string)  testcase name (string), partial coverage file (string) ***(🡪 Note: No spec coverage)*** | initialize\_req\_cov(“t\_base\_func”, “uart\_req\_list.csv”, “base\_func\_cov.csv”);  initialize\_req\_cov(“t\_base\_func”, “base\_func\_cov.csv”); |
| **log\_req\_cov**() | requirement label (string), [testcase (string)] [, PASS|FAIL (t\_test\_status)]) | log\_req\_cov(“UART\_REQ\_4”); |
| **finalize\_req\_cov**() | VOID | Finalize\_req\_cov(VOID); |

# Script Usage – run\_spec\_cov.py

Call the run\_spec\_cov.py from a terminal, using e.g.: ***python run\_spec\_cov.py <see Table 6 for script arguments>***

# File Formats – Basic usage

|  |  |  |  |
| --- | --- | --- | --- |
| **File** | **Requirement list file (‘req\_list’), CSV** | **Partial coverage file (‘tc\_cov’), CSV** | **Specification coverage file (‘spec\_cov’), CSV** |
| **Info** | *Input to testcase and run\_spec\_cov.py* | *Output from testcase, and input to run\_spec\_cov.py* | *Output from run\_spec\_cov.py* |
| **Layout** | *“Requirement label”, “Description” [, “Testcase”]* | *“Requirement”, “Testcase”, PASS|FAIL*  *Preceded by header and succeeded by footer as shown below* | *“Requirement”, COMPLIANT | NON COMPLIANT* |
| **Example** | FPGA\_REQ\_1, Baudrate 9k6, T\_UART\_1  FPGA\_REQ\_2, Baudrate 19k2, T\_UART\_1  etc | *NOTE: <note>*  *Testcase-name: <name>*  *Delimiter: <single delimiter character>*  FPGA\_REQ\_1, T\_UART\_1, PASS  FPGA\_REQ\_2, T\_UART\_2, FAIL………….  etc  *SUMMARY: <testcase-name>, PASS|FAIL* | FPGA\_REQ\_1, COMPLIANT  FPGA\_REQ\_2, NON\_COMPLIANT  etc |

|  |  |  |  |
| --- | --- | --- | --- |
| **File** | **Optional: Requirement map file (‘req\_map’) , CSV** | **Optional: Partial coverage file list file (tc\_cov\_list’), TXT** | **Optional: Script config file, TXT** |
| **Info** | *Optional input to run\_spec\_cov.py* | *Optional input to run\_spec\_cov.py* | *Optional input to run\_spec\_cov.py* |
| **Layout** | *Alt a) “Requirement label”, “mapped req label” [, “mapped req label”]*  *Alt b) “Requirement label”, “sub-req label”, “sub-req label”, …* | *“path to a Partial coverage file”*  *“path to another Partial coverage file”*  *etc ….* | *--argument value OR -a value*  *etc ….* |
| **Example** | FPGA\_REQ\_1, FPGA\_REQ\_1.a, FPGA\_REQ\_1.b | T\_UART\_1.csv  ../my\_sim\_dir/tc\_base\_func.csv  T\_base\_func.csv | --req\_list path/requirement\_list.csv  -t testcase\_coverage\_files.txt  --strictness 1 |



NOTE: The CSV separator may be set to any separator character. Default is ‘,’ but may be changed in VHDL (see ch 9.2). Delimiter is written to testcoverage file.

# Definitions used in this document

## Testcase

* A scenario or sequence of actions - controlled by the test sequencer.
* May test one or multiple features/requirements.
* Typically testing of related functionality, or a logical sequence of events, or an efficient sequence of events
* Important: The minimum sequence of events possible to run in a single simulation execution. Thus if there is an option to run one of multiple test sequences (A or B or C),   
  a set of test sequences (A and B) or all sequences (A+B+C), then all of A, B and C are defined as individual testcases.

## Specification coverage

* A summary of how all the requirements in a complete Requirement Specification have been covered by the test suite (the complete verification environment)

## Partial coverage

* In this VIP a summary of how some (or all) requirements for a DUT have been covered by one specific testcase. There may be one or more testcases and partial coverage summaries for a DUT depending on complexity and approach.

Figure 1: Workflow: Specification coverage vs Partial Coverage. Details in figure 2: Simplest possible specification coverage (note that partial coverage files only show the actual requirement coverage lines)Figure 2

* The accumulation (or merger) of all partial coverage summaries will yield the Specification coverage.  
  I.e. Testcase partial specification coverage 🡪 ‘Partial Coverage’, and Test suite overall specification coverage 🡪 ‘Specification coverage’

# Specification Coverage Concept

An important step of design verification is to check that all requirements have been met. Requirements can be defined very differently depending on application, project management, quality requirements, etc. In some projects, requirements barely exist, and the functionality is based on a brief description. However, in projects where safety and reliability are key the requirement handling is an essential part of the project management flow. In some development standards the requirements and the corresponding testcases that verify the requirements need to be defined, reviewed and accepted by a third-party assessor before even starting the verification flow.

This UVVM Verification IP is intended for projects where requirements are essential in the workflow but may also be used in a very simple way for projects with lower requirements. Examples of requirements can be seen in Table 1. It is in general a good idea to label the various requirements, and in many projects this would be mandatory. The example in Table 1 shows of course only a subset of all the requirements.

|  |  |
| --- | --- |
| **Requirement Label** | **Description** |
| UART\_REQ\_1 | The device UART interface shall accept a baud rate of 9600kbps. |
| UART\_REQ\_2 | The device UART interface shall accept a baud rate of 19k2 bps. |
| UART\_REQ\_3 | The device UART interface shall accept an odd parity |
| UART\_REQ\_4 | The device reset shall be active low. |

Table 1 Requirement examples. (Requirement labels are defined by the user)

There are lots of acceptable approaches with respect to how much functionality is verified in each testcase and how these are organised. This VIP will allow various approaches from dead simple to advanced. In order to explain the concepts, we start with the simplest case and add step-by-step on that until we have built a full advanced specification coverage system.

# Conceptual introduction and the Simplest possible usage, with a single testcase

For any FPGA / ASIC it is always important to properly specify the design requirements and check that they have all been tested. Normally it is often just ticked off somewhere that a particular requirement is tested – often only once during the development phase, and sometimes just as a mental exercise. It is always better to use a written, repeatable and automated approach. This VIP significantly simplifies such an approach.

When feasible, the simplest structured approach would be to test all requirements in one single self-checking testcase. If so – all you want to do is the following – as illustrated in figure 2.

1. List all DUT requirements in a requirement list CSV file. (RL).   
   This could mean anything from just writing down the requirements directly, to a fully automated requirement extraction from an existing Requirement Specification.  
   NOTE: For specification coverage this list is mandatory, but a simplified mode of pure test reporting without the need for a prior listing of the requirements is available (see more info in section 7.1 ).
2. Implement your testcase (T) with all tests required to verify the DUT. (see section 9.1)  
   The test sequencer should initiate coverage using initialize\_req\_cov() (T1), then for each verified requirement call log\_req\_cov() (T2) and then finalise coverage reporting using finalize\_req\_cov() (T3).
3. When the testcase is executed (run), initialize\_req\_cov() (T1) (see section 9.1) will read the given requirement list file (RL), the new partial coverage file (PC) is created, and the testcase name is stored. The header of the partial coverage file – with NOTE, testcase-name and delimiter is written. The header is not shown in any of the examples, but is shown in the front page file formats.  
   Then for each log\_req\_cov() (T2) a separate line is written into the partial coverage file with a) the given requirement label, b) the name of the testcase, and c) the result of the test.  
   The result of the test will be PASS - unless marked as FAIL in the procedure call or unexpected serious alerts (>= ERROR / TB\_ERROR) have occurred, in which case it will be marked as FAIL.   
   Finally when finalize\_req\_cov() (T3) is executed, a closing check of the alert counters is made. If ok, then ‘SUMMARY, <Testcase name>, PASS’ is written at the end of the Partial coverage file. Otherwise FAIL rather than PASS (provided testcase does not stop on the alert). If a testcase fails before reaching finalize\_req\_cov(), then no SUMMARY line will be written. This is interpreted as FAIL.  
   Note that a given requirement may be tested and reported several times, so that for instance UART\_REQ\_3 may be listed multiple times in the Partial coverage file (PC).
4. After the testcase has been executed, the overall Specification coverage (SC) can be found by executing the Python script run\_spec\_cov.py (section 10).

This script traverses the requirement list (RL) and Partial coverage file (PC) and from that generates the specification coverage (SC).  
Each requirement is listed only once in the specification coverage file. If a requirement has one or more FAIL in a Partial coverage file, the result is NON\_COMPLIANT for that requirement.  
For a simple scenario with a single testcase, the partial coverage (PC) file and the specification coverage file (SC) yield the same information, but the specification coverage potentially with fewer lines.




Figure 2: Simplest possible specification coverage (note that partial coverage files only show the actual requirement coverage lines)

# Simple usage

## Shortcut with no requirement list

A shortcut is supported to allow all tested requirements to be reported to the Partial coverage file – without the need for a prior listing of the requirements. This shortcut does of course not yield any specification coverage, as no specification is given, but could be useful for scenarios or early testing where only a list of executed tests is wanted. This shortcut mode is automatically applied when no requirement list is provided as an input to the initialize\_req\_cov() VHDL command in the test sequencer. If so, the partial coverage files will be generated, but no specification coverage file (the Python script) may be run..

## Simple usage, with multiple testcases

Many verification systems will have multiple testcases per DUT. If so, the above simplest approach is not possible.

However, if your tests are split on multiple testcases, but with no requirement as to which testcase tests what, then you can apply almost the same simple approach as the simplest case above.

For this scenario, there will be two or more testcases, and so you will have to run all relevant testcases. There will of course still be only a single Requirement list.


For every single testcase the same set of commands will be applied – with initialize\_req\_cov(), one or more log\_req\_cov(), and finalize\_req\_cov(). The only thing to remember here is that initialize\_req\_cov() has to specify separate Partial coverage files for each testcase. Hence, after simulation you should end up with as many Partial coverage files as testcases

Note: log\_req\_cov() will as default use the testcase name specified with initialize\_log\_req() when writing to the partial coverage file. It is however possible to specify a dedicated testcase name as a parameter to log\_req\_cov(). If this testcase name is different from the testcase name already specified by initialize\_log\_req(), then this testcase name is used when logging that specific requirement to the partial coverage file. All following log\_req\_cov() with no testcase name specified will again use the name given with initialize\_log\_req(). The partial coverage file may in other words include references to both itself and other testcase names. It is also possible inside a test sequencer to execute initialize\_log\_req() multiple times, but only when the previous initialize\_log\_req() has been terminated with finalize\_req\_cov(). If multiple initialize… & finalize… these should operate on different partial coverage files to avoid overwriting the previous section.

The Python script run\_spec\_cov.py will be run in the same way as before, but needs to be given a list of all the relevant Partial coverage files.

Then the Specification coverage is generated exactly as before.

## Multiple testcases – with strict requirement vs testcase relation

For most applications where high quality and confidence is required it is mandatory to specify up front in which testcase a given requirement will be tested. In these cases, the requirement list must be extended to include the testcase in which a requirement will be tested, - as shown to the right. The example now shows more testcases than just t\_basic.

Specifying a testcase name in the requirement list will however not force a requirement vs testcase check by itself. In order to check that a requirement is tested in the specified testcase the switch ‘–strictness 1’ must be used when calling run\_spec\_cov.py as described in section 10.

If strictness is set to 1 then for example the requirement ‘UART\_REQ\_3, Odd parity, t\_basic will be:

1. marked as COMPLIANT in the specification coverage file if UART\_REQ\_3 is checked positive in testcase t\_basic. UART\_REQ\_3 may additionally also be checked elsewhere.
2. Will be marked as NON-COMPLIANT in the specification coverage file if UART\_REQ\_3 is not checked in testcase t\_basic (but for instance only in t\_19k2).

NOTE: An even stricter check could be applied by calling run\_spec\_cov.py with the switch –strictness 2. This will result in NON\_COMPLIANT even if a requirement is executed in the given testcase when it is also tested in a non-given testcase. E.g. if UART\_REQ\_3 is tested in testcase t\_basic, but **also** in t\_19k2.

Default strictness is –strictness 0, i.e. neither of the above strict checking.

Testcase names and Requirement labels are not case sensitive for any comparison. For any output report the names and labels from the requirement list will be used if available. If not provided via the requirement list, then testcase name is taken from the initialize\_log\_req() and the requirement label from the log\_req\_cov().


# Advanced usage

## Advanced usage – Only one of multiple testcases for a given requirement must pass

In the previous example all tests in all testcases had to pass for the overall specification coverage to pass.  
There may however be situations where a given requirement is tested in multiple testcases and it is sufficient that only any one of these pass – given of course that none of the others have failed, but just haven’t been executed. A fail in any executed testcase will always result in a summary fail.

This approach could for instance be used to qualify for a lab test release.


A requirement for this approach to work is to remove all old partial coverage files before running your test suite generating new partial coverage files. The run\_spec\_cov.py option –clean may be used for this.



The example above shows that UART\_REQ\_3 is covered by both testcases t\_basic and t\_19k2, and that UART\_REQ\_4 may in fact be tested by any of the three testcases.

This example also shows that testcase t\_reset is not required to be executed in order for all requirements to be tested. This \***could**\* be a sign that t\_reset should be removed (optimized away), but given that t\_reset is required for some special reason, then it could for instance be left out of from a reduced test suite to qualify for lab test only.

## Advanced usage – All (or some) of multiple testcases for a given requirement must pass

This is basically the opposite of the above and is easy to achieve by just adding lines in the requirement list for all wanted combinations of requirements and testcases. The example to the right states that UART\_REQ\_3 must pass in both t\_basic and t\_19k2.

## Advanced usage – Requirement mapping

Requirement mapping just maps one or more requirements to another requirement.


This is intended for two different use cases:

### Mapping of project requirements to IP or legacy requirements

Assuming you already have a UART IP, that has been properly verified, and the provided UART testbench already has full UVVM specification coverage support, with a requirement list file and testcases generating Partial coverage files.

Assuming you then have a project with its own UART requirements, that hopefully more or less matches that of the IP, but the requirement labels and combinations may be different.

Then you don’t want to modify the provided UART testbench in order just to get the “right” requirement labels.

A much better approach is to map the project requirements to the UART IP requirements.

Now assume the already shown UART requirement list is that of the IP, and that we have similar project UART requirements, we may have a scenario as shown above.  
Here we can see that UART\_REQ\_B of the project matches that of UART\_REQ\_3 of the UART IP, and that UART\_REQ\_A of the project is actually not covered by any single UART IP requirement, but in fact must include both UART\_REQ\_1 and UART\_REQ\_2.

The map would for this case be as shown to the right.

Making the requirement map file is of course a manual job, which could be simple or complex depending on how much the two requirement lists differ in structure.

The requirement map file is only used as an input to the run\_spec\_cov.py Python script, as is also the Partial coverage file from the UART IP verification using the IP (or legacy) testbench. The Python script will check that

* For project requirement UART\_REQ\_A, both UART\_REQ\_1 and UART\_REQ\_2 have passed
* For project requirement UART\_REQ\_B, UART\_REQ\_3 has passed
* Etc…

The report from run\_spec\_cov.py will show compliancy for the project requirement (e.g.UART\_REQ\_A), but also for the “sub-requirement(s)” (e.g. UART\_REQ\_1 and UART\_REQ\_2).

### Mapping of requirements to multiple sub-requirements

**Requirement list, CSV**

UART\_REQ\_GENERAL, Baudrates 9k6 and 19k2, odd and even parity

Often the original requirements are too complex (or compound), so that it is difficult to tick off a requirement as checked until a whole lot of different things are tested. An example of that could be a UART requirement like the one shown to the right – with a single UART\_REQ\_GENERAL requirement.

If you want to split this into more specific requirements you have several options, with some potential options listed below and illustrated to the right.

**a) Potential new Requirement list, CSV**

UART\_REQ\_BR\_A, Baudrate 9k6

UART\_REQ\_BR\_B, Baudrate 19k2

UART\_REQ\_ODD, Odd parity

UART\_REQ\_EVEN, Even parity

**c) Potential new Requirement list, CSV**

UART\_REQ\_GENERAL.BR\_A, Baudrate 9k6

UART\_REQ\_ GENERAL.BR\_B, Baudrate 19k2

UART\_REQ\_ GENERAL.ODD, Odd parity

UART\_REQ\_ GENERAL.EVEN, Even parity

**b) Potential new Requirement list, CSV**

UART\_REQ\_GENERAL\_BR\_A, Baudrate 9k6

UART\_REQ\_ GENERAL\_BR\_B, Baudrate 19k2

UART\_REQ\_ GENERAL\_ODD, Odd parity

UART\_REQ\_ GENERAL\_EVEN, Even parity

1. Rename the requirements
2. Extend the names
3. Extend the names using a record like notation

All of these and more are of course possible, but the problem is that they don’t show the relation to the original requirement.

Showing this relationship is quite simple in UVVM, by using exactly the same mechanism as for the IP or legacy scenario in the previous example.

Thus all you have to do is to make your own requirement list and then map the original requirement to a set of requirements in your new list.

**Requirement map file, CSV**

UART\_REQ\_GENERAL, UART\_REQ\_GENERAL.BR\_A, UART\_REQ\_GENERAL.BR\_B, UART\_REQ\_GENERAL.ODD, UART\_REQ\_GENERAL.EVEN

- Or even simpler just name the subrequirements A,B,C,….

**Requirement map file, CSV**

UART\_REQ\_GENERAL, UART\_REQ\_GENERAL.A, UART\_REQ\_GENERAL.B, UART\_REQ\_GENERAL.C, UART\_REQ\_GENERAL.D

As for the IP scenario this approach allows the report to show both the original requirement and its new sub-requirements.

# VHDL Package

A vital part of the specification coverage concept is the VHDL testbench methods. These methods are described in Table 2. The methods are located inside the *spec\_cov\_methods\_pkg.vhd* file in the *src/* directory of this VIP.

## VHDL Methods Details

|  |  |  |
| --- | --- | --- |
| **Procedure** | **Parameters and examples** | **Description** |
| initialize\_req\_cov() | testcase (string), req. list file (string), partial coverage file (string)  or  testcase (string), partial coverage file (string)    **Examples** initialize\_req\_cov(“T\_UART\_9k6”, “c:/my\_folder/requirements.csv”, “./cov\_9k6.csv");  initialize\_req\_cov(“T\_UART\_9k6”, “requirements.csv”, “cov\_9k6.csv"); | Starts the requirement coverage process in a testcase.  The requirement list file is optional, but without it specification coverage is of course not possible, and run\_spec\_cov.py may not be executed.  The testcase\_coverage\_file is created – and the header is written with NOTE, Testcase-name and Delimiter on the first three lines. If file already exists, it will be overwritten. |
| log\_req\_cov() | requirement(string) [, testcase(string)] [, test\_status(t\_test\_status)] or  requirement(string) [, testcase(string)] , test\_status(t\_test\_status),  msg [, scope]  **Examples**  -- Will pass if no unexpected alert occurred  log\_req\_cov(“UART\_REQ\_1”, “T\_UART\_9k6”);  -- Will fail since passed argument is set to false  log\_req\_cov(“UART\_REQ\_1”, “T\_UART\_9k6”, FAIL);  -- In order to include msg and scope test\_status must be included  log\_req\_cov(“UART\_REQ\_1”, “T\_UART\_9k6”, NA, ”my\_msg”);  or e.g  log\_req\_cov(“UART\_REQ\_1”, NA, ”my\_msg”, ”my\_scope”); | Evaluates and logs the specified requirement. The procedure checks the global alert mismatch status, and if an alert mismatch is present on ERROR, FAILURE, TB\_ERROR or TB\_FAILURE the requirement will be marked as FAIL. If there are no such alert mismatches, the requirement will be marked as PASS, unless the test\_status is explicitly set to FAIL.  The result is written to both the transcript (and log) and the partial coverage file (specified in the initialize\_log\_req() command)  The *log\_req\_cov()* will look up the specified requirement and testcase in the requirement list specified in *initialize\_req\_cov()*, and use the description from this entry as a minimum log message. The procedure will also issue a TB\_WARNING if the specified requirement was not found.   |  |  | | --- | --- | | - *requirement:* | String with the requirement label. Must as default match a requirement label in the given requirement list. | | - *testcase*: | Optional: String with the testcase name.  Default: Testcase name from initialize\_log\_req() | | - test\_status*:* | Optional: Enter FAIL to explicitly fail the requirement.  Default: NA. Not applicable means test status will be determined by an alert mismatch as described above. | | - msg | Optional message. Only possible after preceding test\_status. Use NA unless FAIL | | - scope | Optional scope. Only possible after preceding msg. | |
| finalize\_req\_cov() | VOID(t\_void)  **Example** finalize\_req\_cov(VOID); | Ends the requirement coverage process in a test.  If alert status is OK – appends a line to partial coverage file: ‘SUMMARY, <Testcase name>, PASS’  If alert status is not OK – appends a line to partial coverage file: ‘SUMMARY, <Testcase name>, FAIL’  This line is used later by the run\_spec\_cov.py script.  If simulation never reached this command, e.g. if failed, then no summary line is written – indicating FAIL |

Table 2 VHDL Methods

## Specification Coverage configuration record: shared\_spec\_cov\_config

This record is located in the local adaptation package ‘bitvis\_vip\_spec\_cov/src/local\_adaptations\_pkg.vhd’

The configuration record is applied as a shared\_variable ‘shared\_spec\_cov\_config’ to allow different configuration for different DUTs.

Any test sequencer may then set the complete record as required – or even just parts of it like shared\_spec\_cov\_config.csv\_delimiter := ‘;’;

|  |  |  |  |
| --- | --- | --- | --- |
| **Record elements** | **Type** | **Default** | **Description** |
| missing\_req\_label\_severity | t\_alert\_level | TB\_WARNING | Alert level used when the log\_req\_cov() procedure does not find the specified requirement label in the requirement list, given that a requirement list is given in the initialize\_log\_req() command. |
| csv\_delimiter | character | ‘,’ | Character used as delimiter in the CSV files. This will also be written into all partial coverage files. run\_spec\_cov.py will find the delimiter there. |
| max\_requirements | natural | 1000 | Maximum number of requirements in the req\_map file used in initialize\_req\_cov(). Increase this number if the number of requirements exceeds 1000. |
| max\_testcases\_per\_req | natural | 20 | Maximum number of testcases allowed per requirement. This is applicable when one requirement is verified by one or more testcases. |
| csv\_max\_line\_length | Positive | 256 | Maximum length of each line in any CSV file. (i.e. max number of characters for all values and separators in total) |

Table 3 Specification coverage adaptation

The specification coverage implementation uses three new message IDs, as described in the table below. All message Ids are located in uvvm\_util adaptations package. The specification coverage implementation uses the shared message id panel for all logging.

|  |  |
| --- | --- |
| **Message Id** | **Description** |
| ID\_FILE\_OPEN\_CLOSE | Id used for any file open and close operation |
| ID\_FILE\_PARSER | Id used for CSV parser messages. |
| ID\_SPEC\_COV | Id used for all messages that are not directly related to CSV parsing. |

Table 4 Message ID usage

## Additional Documentation

Additional documentation about UVVM and its features can be found under “/uvvm\_vvc\_framework/doc/”.

### Compilation

This VHDL package may only be compiled with VHDL 2008. It is dependent on the following libraries

* ***UVVM Utility Library (UVVM-Util), version 2.6.0 and up***
* ***UVVM VVC Framework, version 2.3.0 and up***

Before compiling the Specification Coverage component, make sure that uvvm\_vvc\_framework and uvvm\_util have been compiled.

See UVVM Essential Mechanisms located in uvvm\_vvc\_framework/doc for information about compile scripts.

**Compile order for the Specification vs Verification Matrix Component:**

|  |  |  |
| --- | --- | --- |
| **Compile to library** | **File** | **Comment** |
| bitvis\_vip\_spec\_cov | local\_adaptations\_pkg.vhd | Local file for user adaptations |
| bitvis\_vip\_spec\_cov | csv\_file\_reader\_pkg.vhd | Package for reading and parsing of CSV input files |
| bitvis\_vip\_spec\_cov | spec\_coverage\_pkg.vhd | Specification Coverage component implementation |

Table 5 Compile order

### Simulator compatibility and setup

See UVVM/README.md for a list of supported simulators.

For required simulator setup see UVVM-Util Quick reference.

# Post-processing Script

The final step of the Specification Coverage usage is to run a post-processing script to evaluate all the simulation results. This script is called *run\_spec\_cov.py*. The script requires Python 3.x. The script can be called with the arguments listed in Table 6 from the command line.

The CSV delimiter is fetched by the Python script from the partial coverage file headers.

Note: All files may be referenced with absolute paths or relative to working directory.

|  |  |  |  |
| --- | --- | --- | --- |
| **Argument** | **Short form** | **Example** | **Description** |
| --req\_list | -r | --req\_list my\_path/requirements.csv | Points to the requirement list. This argument is mandatory.  (For the case without a requirement list – this script may not be executed, and wouldn’t make sense anyway.) |
| --partial\_cov | -p | --partial\_cov my\_testcase\_cov.csv  --partial\_cov my\_coverage\_files.txt | Points to the partial coverage file generated by the VHDL simulation as inputs to the post processing  May also point to a file list including references to multiple partial coverage files  The format of such a file would be just each file on a separate line – potentially prefixed by a relative or absolute path |
| --req\_map\_list | -m | --req\_map\_list path/to/subrequirements.csv | Optional: Points to the requirement map file, described in section 8.3.  If this argument is omitted, the script assumes that no sub-requirements exists. |
| --spec\_cov | -s | --spec\_cov uart\_spec\_cov.csv | Name (and optional path) of the specification\_coverage file, |
| --clean |  | --clean | Will clean any/all given partial coverage files – as specified using –test\_cov.  No short form - to avoid unwanted clean |
| --strictness |  | -- strictness 1 | Default strictness is 0 (when not applied). 1 is stricter and 2 is much stricter (see section 7.3). No short form – to avoid wrong strictness |
| --config | -c | --config path/to/configfile.txt | Optional configuration file where all the arguments can be placed. This argument will override all other arguments. The configuration file does not need to have the .txt extension. All arguments shall be added on a new line.  Example configuration file contents:  *--req\_list my\_path/requirements.csv*  *--test\_cov my\_testcase\_cov\_files.txt*  *--spec\_cov my\_spec\_cov.csv* |

Table 6 Script Arguments

The output of the post-processing is a CSV file where all requirements and sub-requirements are listed and marked as either compliant or non-compliant. The format of this file is shown on the front-page of this QuickRef. The post-processing script will also print a transcript to file, where it is indicated whether or not the script succeeded.

**INTELLECTUAL**

**PROPERTY**

Disclaimer: This IP and any part thereof are provided "as is", without warranty of any kind, express or implied, including but not limited to the warranties of merchantability, fitness for a particular purpose and noninfringement.  
In no event shall the authors or copyright holders be liable for any claim, damages or other liability, whether in an action of contract, tort or otherwise, arising from, out of or in connection with this IP.