**UVVM Demo Testbench Guide**

**This guide contains an overview of the UVVM demo testbench and demonstrates how it can be run.   
In this testbench the typical VVC usage, along with some of the more advanced functionality built in to UVVM and UVVM VVC Framework, is demonstrated.**

**For more information see UVVM\_Essential\_Mechanisms.pdf in the uvvm\_vvc\_framework/doc folder.**

Testbench Overview

The UVVM demo testbench utilizes several components in UVVM, as illustrated in Figure 1; UART, SBI and Clock Generator VVCs, UART Monitor, UART and SBI Scoreboards, Activity Watchdog, simple timeout watchdogs, unwanted activity detection, DUT Model and an UART DUT.

See section 1 on next page for more extensive description of the items in Figure 1.

This testbench demonstrates the usage of protocol dependent error injection, randomisation, functional coverage, protocol checker, activity watchdog, simple timeout watchdog and unwanted activity detection.

Figure 1 UVVM Demo Testbench

A diagram of a data flow

Description automatically generated

* Green dotted lines are CDMs (command distribution methods) from the central sequencer to the VVCs.
* Blue dotted lines are transaction info from VVCs to DUT Model.
* Black solid lines are interface connections between VVC/BFM (bus functional model) and DUT.
* Orange dotted lines are scoreboard expected receive data input.
* Orange solid lines are scoreboard actual receive data input.
* The UART VVC and SBI VVC are equipped with the unwanted activity detection functionality.

# Testbench Overview Description

|  |  |  |
| --- | --- | --- |
| **Item** | **Location** | **Description** |
| **Sequencer** | Testbench | Test sequencer running tests by issuing VVC commands. |
| **Test harness** | Testbench | Complete verification environment with VVCs, Model, DUT and Monitor. |
| **UART VVC** | Test harness | The UART VVC (VHDL Verification Component) |
| **SBI VVC** | Test harness | The SBI VVC (VHDL Verification Component) |
| **UART Monitor** | Test harness | The UART interface monitor reporting violations and updating the UART transaction info. |
| **DUT Model** | Test harness | The UART DUT model will monitor the SBI and UART transaction info and add expected data to UART or SBI scoreboard. The model is also responsible for requesting SBI VVC read commands when receiving UART transmit transaction info. |
| **SBI Scoreboard** | SBI VVC | The scoreboard for SBI read transactions. The DUT model will update this scoreboard with expected SBI read data. |
| **UART Scoreboard** | UART VVC | The scoreboard for UART receive transactions. The DUT model will update this scoreboard with expected UART receive data. |
| **Clock Generator VVC** | Test harness | The system clock generator. |
| **DUT:UART** | Test harness | The DUT with UART and SBI interfaces connected to UART VVC and SBI VVC, respectively. |

# Running Simulations

The UVVM demo testbench depend on several files from UVVM to be compiled and run, all included in the UVVM repository available on GitHub.

Note that test bench and testharness are located in the bitvis\_VIP\_UART/tb folder, and that running the testbench is done from the bitvis\_VIP\_UART/sim folder:

* From terminal run the following command  
    
  vsim -c -do ../script/compile\_all\_and\_simulate.do
* From Modelsim terminal run the following command

do ../script/compile\_all\_and\_simulate.do

# Tests

The tests are defined in the testbench file uvvm\_demo\_tb.vhd, located in bitvis\_vip\_uart/tb folder.

## Error Injection Test

This test demonstrates protocol dependent error injection using the UART VVC, SBI VVC and DUT.

* The UART VVC is configured with parity and stop bit error probability from 0-100% and transmit data to DUT.
* The Model receive the UART transaction info, put any valid transfer data on the scoreboard and issue SBI VVC read request.
* The SBI VVC will put actual received data on scoreboard. Note that UART Monitor will alert when any illegal transfer is detected.
* The sequencer presents scoreboard statistics when test is done.

## Randomise Test

This test demonstrates the usage of randomisation in VVC calls using the UART VVC, SBI VVC and UART DUT.

* The UART VVC is instructed to send 1 and 3 randomised data words to the DUT.
* The Model receives UART transaction info, puts expected data on scoreboard and issues SBI VVC read request.
* The SBI VVC puts actual data on scoreboard.
* The sequencer presents scoreboard statistics when test is done.

## Protocol Checker Test

This test demonstrates the usage of protocol checkers using UART VVC, SBI VVC and UART DUT.

* The UART VVC is configured with control of a bit rate protocol checker.
* The SBI VVC transmits 6 data words.
* The bit rate protocol checker is reconfigured during the transfer of the 6 words and alerts when bit rate is not within specs.
* The Model receive SBI transaction info and puts expected data on scoreboard while UART VVC puts the actual data on scoreboard.
* The sequencer presents the scoreboard statistics when test is done.

## Activity Watchdog Test

This test demonstrates the usage of an activity watchdog using UART VVC, SBI VVC and UART DUT.

* The SBI VVC transmits 3 data words to the DUT, and the Model receives the SBI transaction info and puts expected data on scoreboard.
* The UART VVC reads data from DUT and puts actual data on scoreboard.
* All testbench activity is stalled and activity watchdog starts a timeout countdown due to VVC inactivity, and initiates an alert when timeout is reached.
* The SBI VVC transmit 3 data words to the DUT, and the Model receive the SBI transaction info and put transferred data on scoreboard.
* The UART VVC read data from DUT and put received data on scoreboard.
* The sequencer presents the scoreboard statistics when test is done.

## Simple Timeout Watchdog Test

This test demonstrates the usage of a simple watchdog.

* The four watchdogs are reconfigured with a new timeout value.
* Watchdog A is given the terminate command and stopped.
* The test sequencer stalls for a short time and verifies that watchdog B has a timeout and alerts.
* Watchdog C is tested with extend and reinitialize commands, before sequencer stalls for a moment and verifies that watchdog C has a timeout and alerts.
* Watchdog D is tested with reinitialize command, before test sequencer stalls and verifies that watchdog D has a timeout and alerts.

## Unwanted Activity Detection Test

This test demonstrates the configuration and usage of the unwanted activity detection.

* The UART RX VVC is configured with an alert of severity.
* The SBI VVC transmits 1 data byte to the DUT and UART RX expects the same data.
* Unwanted activity detection is not triggered in normal data transmission.
* The SBI VVC transmits 1 data byte to the DUT and UART RX does not expect any data.
* Unwanted activity detection is triggered in unexpected data transmission.
* The above sequence is repeated with different alerts of severity.

# Ending The Simulation

The simulation is ended with the use of completion detection, where the procedure will wait until all the VVCs are inactive and all the enabled Scoreboards are empty.  
Once this is done, the procedure will print a final report of alert counters, a report of all the scoreboards and a report of the VVCs.

# Additional Documentation

Additional documentation about UVVM and its features can be found under “uvvm\_vvc\_framework/doc/”.

Disclaimer: This IP and any part thereof are provided "as is", without warranty of any kind, express or implied, including but not limited to the warranties of merchantability, fitness for a particular purpose and noninfringement.  
In no event shall the authors or copyright holders be liable for any claim, damages or other liability, whether in an action of contract, tort or otherwise, arising from, out of or in connection with this IP.

**INTELLECTUAL**

**PROPERTY**