

## **DDR4 SDRAM SODIMM**

### MTA18ASF1G72HZ - 8GB

### **Features**

- DDR4 functionality and operations supported as defined in the component data sheet
- 260-pin, small-outline dual in-line memory module (SODIMM)
- Fast data transfer rates: PC4-2400, PC4-2133, or PC4-1866
- 8GB (1 Gig x 72)
- $V_{DD} = 1.20V$  (typical)
- $V_{PP} = 2.5V$  (typical)
- $V_{DDSPD} = 2.2-3.6V$
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Low-power auto self refresh (LPASR)
- Data bus inversion (DBI) for data bus
- On-die V<sub>REFDO</sub> generation and calibration
- Dual-rank
- Onboard I<sup>2</sup>C temperature sensor with integrated serial presence-detect (SPD) EEPROM
- 16 internal banks; 4 groups of 4 banks each
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- · Gold edge contacts
- Halogen-free
- Fly-by topology
- Terminated control, command, and address bus

Figure 1: 260-Pin SODIMM (MO-310 R/C F)

Module height: 30mm (1.181in)

Options	Marking
<ul> <li>Operating temperature</li> </ul>	
<ul><li>Commercial</li></ul>	None
$(0^{\circ}\text{C} \le \text{T}_{\text{OPER}} \le 95^{\circ}\text{C})$	
• Package	
<ul> <li>256-pin DIMM (halogen-free)</li> </ul>	Z
Frequency/CAS latency	
- 0.83ns @ CL = 16 (DDR4-2400)	-2G4
- 0.93ns @ CL = 15 (DDR4-2133)	-2G1
- 1.07ns @ CL = 13 (DDR4-1866)	-1G9

### **Table 1: Key Timing Parameters**

Speed	Industry	dustry Data Rate (MT/s)									tRP	tRC
Grade	Nomenclature	CL = 18	<b>CL</b> = 16	<b>CL</b> = 15	<b>CL</b> = <b>14</b>	CL = 13	<b>CL</b> = 12	CL = 11	<b>CL</b> = 9	(ns)	(ns)	(ns)
-2G4	PC4-2400	2400	2400	2133	1866	1866	1600	1600	1333	13.32	13.32	45.32
-2G1	PC4-2133	_	2133	2133	1866	1866	1600	1600	1333	13.5	13.5	46.5
-1G9	PC4-1866	_	_	1	1866	1866	1600	1600	1333	13.5	13.5	47.5



### **Table 2: Addressing**

Parameter	8GB
Row address	16K A[14:0]
Column address	1K A[9:0]
Device bank group address	4 BG[1:0]
Device bank address per group	4 BA[1:0]
Device configuration	4Gb (512 Meg x 8), 16 banks
Module rank address	CS_n[1:0]

### Table 3: Part Numbers and Timing Parameters - 8GB Modules

Base device: MT40A512M8, 1 4Gb DDR4 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MTA18ASF1G72HZ-2G4	8GB	1 Gig x 72	19.2 GB/s	0.83ns/2400 MT/s	16-16-16
MTA18ASF1G72HZ-2G1	8GB	1 Gig x 72	17.0 GB/s	0.93ns/2133 MT/s	15-15-15
MTA18ASF1G72HZ-1G9	8GB	1 Gig x 72	14.9 GB/s	1.07ns/1866 MT/s	13-13-13

- Notes: 1. The data sheet for the base device can be found on Micron's web site.
  - 2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MTA18ASF1G72HZ-2G1A1.



## **Pin Assignments**

**Table 4: Pin Assignments** 

	260-Pin DDR4 SODIMM Front								260-Pin DDR4 SODIMM Back						
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V <sub>SS</sub>	67	DQ29	133	A1	199	DM5_n/ DBI5_n	2	V <sub>SS</sub>	68	V <sub>SS</sub>	134	EVENT_n, NF	200	DQS5_t
3	DQ5	69	V <sub>SS</sub>	135	V <sub>DD</sub>	201	V <sub>SS</sub>	4	DQ4	70	DQ24	136	$V_{DD}$	202	V <sub>SS</sub>
5	V <sub>SS</sub>	71	DQ25	137	CK0_t	203	DQ46	6	V <sub>SS</sub>	72	V <sub>SS</sub>	138	CK1_t/NF	204	DQ47
7	DQ1	73	$V_{SS}$	139	CK0_c	205	$V_{SS}$	8	DQ0	74	DQS3_c	140	CK1_c/NF	206	$V_{SS}$
9	V <sub>SS</sub>	75	DM3_n/ DBI3_n	141	V <sub>DD</sub>	207	DQ42	10	V <sub>SS</sub>	76	DQS3_t	142	V <sub>DD</sub>	208	DQ43
11	DQS0_c	77	$V_{SS}$	143	PARITY	209	$V_{SS}$	12	DM0_n/ DBI0_n	78	V <sub>SS</sub>	144	A0	210	V <sub>SS</sub>
13	DQS0_t	79	DQ30	145	BA1	211	DQ52	14	V <sub>SS</sub>	80	DQ31	146	A10/AP	212	DQ53
15	V <sub>SS</sub>	81	$V_{SS}$	147	$V_{DD}$	213	$V_{SS}$	16	DQ6	82	$V_{SS}$	148	$V_{DD}$	214	$V_{SS}$
17	DQ7	83	DQ26	149	CS0_n	215	DQ49	18	V <sub>SS</sub>	84	DQ27	150	BA0	216	DQ48
19	V <sub>SS</sub>	85	$V_{SS}$	151	WE_n/ A14	217	$V_{SS}$	20	DQ2	86	V <sub>SS</sub>	152	RAS_n/ A16	218	V <sub>SS</sub>
21	DQ3	87	CB5/NC	153	V <sub>DD</sub>	219	DQS6_c	22	V <sub>SS</sub>	88	CB4/NC	154	$V_{DD}$	220	DM6_n/ DBI6_n
23	V <sub>SS</sub>	89	$V_{SS}$	155	ODT0	221	DQS6_t	24	DQ12	90	$V_{SS}$	156	CAS_n/ A15	222	V <sub>SS</sub>
25	DQ13	91	CB1/NC	157	CS1_n	223	$V_{SS}$	26	V <sub>SS</sub>	92	CB0/NC	158	A13	224	DQ54
27	V <sub>SS</sub>	93	V <sub>SS</sub>	159	V <sub>DD</sub>	225	DQ55	28	DQ8	94	V <sub>SS</sub>	160	$V_{DD}$	226	V <sub>SS</sub>
29	DQ9	95	DQS8_c	161	ODT1	227	$V_{SS}$	30	V <sub>SS</sub>	96	DM8_n/ DBI_n/NC	162	C0/ CS2_n/NC	228	DQ50
31	V <sub>SS</sub>	97	DQS8_t	163	$V_{DD}$	229	DQ51	32	DQS1_c	98	$V_{SS}$	164	$V_{REFCA}$	230	$V_{SS}$
33	DM1_n/ DBI_n	99	V <sub>SS</sub>	165	C1, CS3_n, NC	231	V <sub>SS</sub>	34	DQS1_t	100	CB6/NC	166	SA2	232	DQ60
35	V <sub>SS</sub>	101	CB2/NC	167	V <sub>SS</sub>	233	DQ61	36	V <sub>SS</sub>	102	V <sub>SS</sub>	168	V <sub>SS</sub>	234	$V_{SS}$
37	DQ15	103	$V_{SS}$	169	DQ37	235	$V_{SS}$	38	DQ14	104	CB7/NC	170	DQ36	236	DQ57
39	V <sub>SS</sub>	105	CB3/NC	171	V <sub>SS</sub>	237	DQ56	40	V <sub>SS</sub>	106	$V_{SS}$	172	$V_{SS}$	238	$V_{SS}$
41	DQ10	107	$V_{SS}$	173	DQ33	239	$V_{SS}$	42	DQ11	108	RESET_n	174	DQ32	240	DQS7_c
43	V <sub>SS</sub>	109	CKE0	175	V <sub>SS</sub>	241	DM7_n/ DBI7_n	44	V <sub>SS</sub>	110	CKE1	176	V <sub>SS</sub>	242	DQS7_t
45	DQ21	111	$V_{DD}$	177	DQS4_c	243	$V_{SS}$	46	DQ20	112	$V_{DD}$	178	DM4_n/ DBI4_n	244	V <sub>SS</sub>
47	$V_{SS}$	113	BG1	179	DQS4_t	245	DQ62	48	V <sub>SS</sub>	114	ACT_n	180	$V_{SS}$	246	DQ63
49	DQ17	115	BG0	181	V <sub>SS</sub>	247	$V_{SS}$	50	DQ16	116	ALERT_n	182	DQ39	248	$V_{SS}$
51	V <sub>SS</sub>	117	$V_{DD}$	183	DQ38	249	DQ58	52	V <sub>SS</sub>	118	$V_{DD}$	184	V <sub>SS</sub>	250	DQ59
53	DQS2_c	119	A12	185	V <sub>SS</sub>	251	$V_{SS}$	54	DM2_n/ DBI2_n	120	A11	186	DQ35	252	V <sub>SS</sub>
55	DQS2_t	121	A9	187	DQ34	253	SCL	56	V <sub>SS</sub>	122	A7	188	V <sub>SS</sub>	254	SDA
57	V <sub>SS</sub>	123	$V_{DD}$	189	V <sub>SS</sub>	255	$V_{DDSPD}$	58	DQ22	124	$V_{DD}$	190	DQ45	256	SA0
59	DQ23	125	A8	191	DQ44	257	$V_{PP}$	60	V <sub>SS</sub>	126	A5	192	V <sub>SS</sub>	258	V <sub>TT</sub>
61	V <sub>SS</sub>	127	A6	193	V <sub>SS</sub>	259	$V_{PP}$	62	DQ18	128	A4	194	DQ41	260	SA1
63	DQ19	129	$V_{DD}$	195	DQ40	_	_	64	V <sub>SS</sub>	130	$V_{DD}$	196	V <sub>SS</sub>	-	_
65	V <sub>SS</sub>	131	A3	197	V <sub>SS</sub>	-	_	66	DQ28	132	A2	198	DQS5_c	-	-



## **Pin Descriptions**

The pin description table below is a comprehensive list of all possible pins for DDR4 modules. All pins listed may not be supported on this module. See Functional Block Diagram for pins specific to this module.

**Table 5: Pin Descriptions** 

Symbol	Туре	Description
Ax	Input	Address inputs: Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands in order to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, and RAS_n/A16 have additional functions; see individual entries in this table.) The address inputs also provide the op-code during the MODE REGISTER SET command. A17 is only defined for x4 SDRAM.
A10/AP	Input	<b>Auto precharge:</b> A10 is sampled during READ and WRITE commands to determine whether an auto precharge should be performed on the accessed bank after a READ or WRITE operation. (HIGH = auto precharge; LOW = no auto precharge.) A10 is sampled during a PRECHARGE command to determine whether the precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	<b>Burst chop:</b> A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. (HIGH = no burst chop; LOW = burst- chopped.) See Command Truth Table in the DDR4 component data sheet.
ACT_n	Input	<b>Command input:</b> ACT_n defines the ACTIVATE command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 are considered as row address A16, A15, and A14. See Command Truth Table.
ВАх	Input	<b>Bank address inputs:</b> Define the bank (with a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command.
BGx	Input	<b>Bank group address inputs:</b> Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. x16-based SDRAM only has BG0.
C0, C1, C2 (RDIMM/LRDIMM only)	Input	<b>Chip ID:</b> These inputs are used only when devices are stacked; that is, 2H, 4H, and 8H stacks for x4 and x8 configurations using through-silicon vias (TSVs). These pins are not used in the x16 configuration. Some DDR4 modules support a traditional DDP package, which uses CS1_n, CKE1, and ODT1 to control the second die. All other stack configurations, such as a 4H or 8H, are assumed to be single-load (master/slave) type configurations where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT. Chip ID is considered part of the command code.
CKx_t CKx_c	Input	<b>Clock:</b> Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.



**Table 5: Pin Descriptions (Continued)** 

Symbol	Туре	Description
СКЕх	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After V <sub>REFCA</sub> has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET#) are disabled during self refresh.
CSx_n	Input	<b>Chip select:</b> All commands are masked when CS_n is registered HIGH. CS_n provides external rank selection on systems with multiple ranks. CS_n is considered part of the command code. (CS2_n and CS3_n are not used on UDIMMs.)
ODTx	Input	<b>On-die termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT ( $R_{TT}$ ) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for x4 and x8 configurations (when the TDQS function is enabled via the mode register). For the x16 configuration, $R_{TT}$ is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable $R_{TT}$ .
PARITY	Input	<b>Parity for command and address:</b> This function can be enabled or disabled via the mode register. When enabled in MR5, the DRAM calculates parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG[1:0], BA[1:0], A[16:0]. Input parity should be maintained at the rising edge of the clock and at the same time as command and address with CS_n LOW.
RAS_n/A16 CAS_n/A15 WE_n/A14	Input	<b>Command inputs:</b> RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the command and/or address being entered and have multiple functions. For example, for activation with ACT_n LOW, these are addresses like A16, A15, and A14, but for a non-activation command with ACT_n HIGH, these are command pins for READ, WRITE, and other commands defined in Command Truth Table.
RESET_n	CMOS Input	<b>Active LOW asynchronous reset:</b> Reset is active when RESET_n is LOW and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation.
SAx	Input	<b>Serial address inputs:</b> Used to configure the temperature sensor/SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	<b>Serial clock for temperature sensor/SPD EEPROM:</b> Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I <sup>2</sup> C bus.
DQx, CBx	I/O	<b>Data input/output and check bit input/output:</b> Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If cyclic redundancy checksum (CRC) is enabled via the mode register, the CRC code is added at the end of the data burst. Any one or all of DQ0, DQ1, DQ2, or DQ3 may be used for monitoring of internal $V_{REF}$ level during test via mode register setting MR[4] A[4] = HIGH; training times change when enabled.



**Table 5: Pin Descriptions (Continued)** 

Symbol	Туре	Description
DM_n/DBI_n/ TDQS_t (DMU_n, DBIU_n), (DML_n/ DBII_n)	I/O	Input data mask and data bus inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. DM is multiplexed with the DBI function by the mode register A10, A11, and A12 settings in MR5. For a x8 device, the function of DM or TDQS is enabled by the mode register A11 setting in MR1. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 device and not inverted if DBI_n is HIGH. TDQS is only supported in x8 SDRAM configurations. (TDQS is not valid for UDIMMs.)
SDA	I/O	<b>Serial Data:</b> Bidirectional signal used to transfer data in or out of the EEPROM or EE-PROM/TS combo device.
DQS_t DQS_c DQSU_t DQSU_c DQSL_t DQSL_c	I/O	<b>Data strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered-aligned with write data. For x16 configurations, DQSL corresponds to the data on DQ[7:0], and DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differential data strobe only and does not support a single-ended data strobe.
ALERT_n	Output	<b>Alert output:</b> Possesses functions such as CRC error flag and command and address parity error flag as output signal. If a CRC error occurs, ALERT_n goes LOW for the period time interval and returns HIGH. If an error occurs during a command address parity check, ALERT_n goes LOW until the on-going DRAM internal recovery transaction is complete. During connectivity test mode, this pin functions as an input. Use of this signal is system-dependent. If not connected as signal, ALERT_n pin must be connected to V <sub>DD</sub> on DIMMs.
EVENT_n	Output	<b>Temperature event:</b> The EVENT_n pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded. This pin has no function (NF) on modules without temperature sensors.
TDQS_t TDQS_c (x8 DRAM-based RDIMM only)	Output	<b>Termination data strobe:</b> When enabled via the mode register, the DRAM device enables the same R <sub>TT</sub> termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the mode register, the DM/ TDQS_t pin provides the data mask (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations. DM, DBI, and TDQS are a shared pin and are enabled/disabled by mode register settings. For more information about TDQS, see the DDR4 DRAM component data sheet. (TDQS_t and TDQS_c are not valid for UDIMMs.)
V <sub>DD</sub>	Supply	Module power supply: 1.21V (TYP).
V <sub>PP</sub>	Supply	DRAM activating power supply: 2.5V -0.125V / +0.250V.
V <sub>REFCA</sub>	Supply	Reference voltage for control, command, and address pins.
V <sub>SS</sub>	Supply	Ground.
V <sub>TT</sub>	Supply	Power supply for termination of address, command, and control V <sub>DD</sub> /2.
V <sub>DDSPD</sub>	Supply	Power supply used to power the I <sup>2</sup> C bus for SPD.
RFU	-	Reserved for future use.
NC	_	No connect: No internal electrical connection is present.



## 8GB (x72, ECC DR) 260-Pin DDR4 SODIMM Pin Descriptions

### **Table 5: Pin Descriptions (Continued)**

Symbol	Туре	Description
NF	_	<b>No function:</b> May have internal connection present, but has no function.



## **DQ Map**

**Table 6: Component-to-Module DQ Map, Front** 

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U1	0	6	16	U2	0	26	83
	1	4	4		1	24	70
	2	7	17		2	27	84
	3	5	3		3	25	71
	4	2	20		4	31	80
	5	0	8		5	28	66
	6	3	21		6	30	79
	7	1	7		7	29	67
U3	0	CB3	105	U4	0	34	187
	1	CB0	92		1	32	174
	2	CB2	101		2	35	186
	3	CB1	91		3	33	173
	4	CB7	104		4	39	182
	5	CB4	88		5	36	170
	6	CB6	100		6	38	183
	7	CB5	87		7	37	169
U5	0	59	250	U6	0	11	42
	1	56	237		1	08	28
	2	58	249		2	10	41
	3	57	236		3	09	29
	4	63	246		4	14	38
	5	61	233		5	13	25
	6	62	245		6	15	37
	7	60	232		7	12	24
U7	0	23	59	U9	0	43	208
	1	20	46		1	40	195
	2	22	58		2	42	207
	3	21	45		3	41	194
	4	19	63		4	46	203
	5	17	49		5	44	191
	6	18	62		6	47	204
	7	16	50		7	45	190



**Table 6: Component-to-Module DQ Map, Front (Continued)** 

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U10	0	51	229				
	1	48	216				
	2	50	228				
	3	49	215				
	4	54	224				
	5	53	212				
	6	55	226				
	7	52	211				

**Table 7: Component-to-Module DQ Map, Back** 

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U11	0	56	237	U12	0	32	174
	1	59	250		1	34	187
	2	57	236		2	33	173
	3	58	249		3	35	186
	4	61	233		4	36	170
	5	63	246		5	39	182
	6	60	232		6	37	169
	7	62	245		7	38	183
U13	0	CB0	92	U14	0	24	70
	1	CB3	105		1	26	83
	2	CB1	91		2	25	71
	3	CB2	101		3	27	84
	4	CB4	88		4	26	66
	5	CB7	104		5	31	80
	6	CB5	87		6	29	67
	7	CB6	100		7	30	79




**Table 7: Component-to-Module DQ Map, Back (Continued)** 

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U15	0	4	4	U16	0	48	216
	1	6	16		1	51	229
	2	5	3		2	49	215
	3	7	17		3	50	228
	4	0	8		4	53	212
	5	2	20		5	54	224
	6	1	7		6	52	211
	7	3	21		7	55	225
U17	0	40	195	U18	0	20	46
	1	43	208		1	23	59
	2	41	194		2	21	45
	3	42	207		3	22	58
	4	44	191		4	17	49
	5	46	203		5	19	63
	6	45	190		6	16	50
	7	47	204		7	18	62
U19	0	8	28				
	1	11	42				
	2	9	29				
	3	10	41				
	4	13	25				
	5	14	38				
	6	12	24				
	7	15	37				



### **Functional Block Diagram**

**Figure 2: Functional Block Diagram** 



Note: 1. The ZQ ball on each DDR4 component is connected to an external  $240\Omega \pm 1\%$  resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



# 8GB (x72, ECC DR) 260-Pin DDR4 SODIMM General Description

## **General Description**

High-speed DDR4 SDRAM modules use DDR4 SDRAM devices with two or four internal memory bank groups. DDR4 SDRAM modules utilizing 4- and 8-bit-wide DDR4 SDRAM devices have four internal bank groups consisting of four memory banks each, providing a total of 16 banks. 16-bit-wide DDR4 SDRAM devices have two internal bank groups consisting of four memory banks each, providing a total of eight banks. DDR4 SDRAM modules benefit from DDR4 SDRAM's use of an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE operation for the DDR4 SDRAM effectively consists of a single 8*n*-bit-wide, four-clock data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR4 modules use two sets of differential signals: DQS\_t and DQS\_c to capture data and CK\_t and CK\_c to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

### **Fly-By Topology**

DDR4 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR4.



## **Temperature Sensor With SPD EEPROM**

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the  $I^2C$  bus shared with the serial presence-detect (SPD) EE-PROM. Refer to JEDEC JC-42.4 EE1004 and TSE2004 device specifications for complete details.

### **SPD Data**

For the latest SPD data, refer to Micron's SPD page: micron.com/SPD.

**Table 8: Temperature Sensor With SPD EEPROM Operating Conditions** 

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V <sub>DDSPD</sub>	2.2	3.6	V
Input low voltage: logic 0; all inputs	V <sub>IL</sub>	-0.5	$V_{DDSPD} \times 0.3$	V
Input high voltage: logic 1; all inputs	V <sub>IH</sub>	$V_{DDSPD} \times 0.7$	V <sub>DDSPD</sub> + 0.5	V
Output low voltage: 3mA sink current V <sub>DDSPD</sub> > 2V	V <sub>OL</sub>	_	0.4	V
Input leakage current: (SCL, SDA) $V_{IN} = V_{DDSPD}$ or $V_{SSSPD}$	ILI	_	±5	μΑ
Output leakage current: $V_{OUT} = V_{DDSPD}$ or $V_{SSSPD}$ , SDA in High-Z	I <sub>LO</sub>	_	±5	μΑ

**Table 9: Temperature Sensor and EEPROM Serial Interface Timing** 

Parameter/Condition	Symbol	Min	Max	Units
Clock frequency	fSCL	10	1000	kHz
Clock pulse width HIGH time	tHIGH	260	_	ns
Clock pulse width LOW time	<sup>t</sup> LOW	500	_	ns
Detect clock LOW timeout	<sup>t</sup> TIMEOUT	25	35	ms
SDA rise time	<sup>t</sup> R	_	120	ns
SDA fall time	<sup>t</sup> F	_	120	ns
Data-in setup time	tSU:DAT	50	_	ns
Data-in hold time	tHD:DI	0	_	ns
Data out hold time	tHD:DAT	0	350	ns
Start condition setup time	<sup>t</sup> SU:STA	260	_	ns
Start condition hold time	tHD:STA	260	_	ns
Stop condition setup time	tSU:STO	260	_	ns
Time the bus must be free before a new transition can start	<sup>t</sup> BUF	500	-	ns
Write time	tW	_	5	ms
Warm power cycle time off	<sup>t</sup> POFF	1	_	ms
Time from power on to first command	<sup>t</sup> INIT	10	_	ms

# 8GB (x72, ECC DR) 260-Pin DDR4 SODIMM Electrical Specifications

## **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 10: Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Units	Notes
$V_{DD}$	$V_{DD}$ supply voltage relative to $V_{SS}$	-0.4	1.5	V	1
$V_{\rm DDQ}$	$V_{DDQ}$ supply voltage relative to $V_{SS}$	-0.4	1.5	V	1
V <sub>PP</sub>	Voltage on V <sub>PP</sub> pin relative to V <sub>SS</sub>	-0.4	3.0	V	2
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	-0.4	1.5	V	

### **Table 11: Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units	Notes
V <sub>DD</sub>	V <sub>DD</sub> supply voltage	1.14	1.2	1.26	V	1
V <sub>PP</sub>	DRAM activating power supply	2.375	2.5	2.75	V	2
V <sub>REFCA(DC)</sub>	Input reference voltage command/ address bus	0.49 × V <sub>DD</sub>	0.5 × V <sub>DD</sub>	0.51 × V <sub>DD</sub>	V	3
I <sub>VTT</sub>	Termination reference current from $V_{TT}$	<b>-750</b>	_	750	mA	
V <sub>TT</sub>	Termination reference voltage (DC) – command/address bus	$0.49 \times V_{DD}$ - $20$ mV	0.5 × V <sub>DD</sub>	0.51 × V <sub>DD</sub> + 20mV	V	4
l <sub>l</sub>	Input leakage current; any input excluding ZQ; 0V < V <sub>IN</sub> < 1.1V	-2.0	_	2.0	μΑ	5
I <sub>I/O</sub>	DQ leakage; 0V < V <sub>in</sub> < V <sub>DD</sub>	-4.0	-	4.0	μΑ	5
I <sub>I</sub>	Input leakage current; ZQ	-3.0	-	3.0	μΑ	5, 6
I <sub>OZpd</sub>	Output leakage current; $V_{OUT} = V_{DD}$ ; DQ is disabled	_	-	5.0	μΑ	
I <sub>OZpu</sub>	Output leakage current; V <sub>OUT</sub> =V <sub>SS</sub> ; DQ and ODT are disabled; ODT is disabled with ODT input HIGH	-	_	5.0	μΑ	
I <sub>VREFCA</sub>	$V_{REFCA}$ leakage; $V_{REFCA} = V_{DD}/2$ (after DRAM is initialized)	-2.0	_	2.0	μΑ	5

Notes

- 1.  $V_{DDQ}$  tracks with  $V_{DD}$ ;  $V_{DDQ}$  and  $V_{DD}$  are tied together.
- 2.  $V_{PP}$  must be greater than or equal to  $V_{DD}$  at all times.
- 3.  $V_{REFCA}$  must not be greater than 0.6 x  $V_{DD}$ . When  $V_{DD}$  is less than 500mV,  $V_{REF}$  may be less than or equal to 300mV.
- 4.  $V_T$  termination voltages in excess of the specification limit adversely affect the voltage margins of command and address signals and reduce timing margins.
- 5. Multiply by the number of DRAM die on the module.
- 6. Tied to ground. Not connected to edge connector.



# 8GB (x72, ECC DR) 260-Pin DDR4 SODIMM Electrical Specifications

### **Table 12: Thermal Characteristics**

Symbol	Parameter/Condition	Value	Units	Notes
T <sub>C</sub>	Commercial operating case temperature	0 to 85	°C	1, 2, 3
T <sub>C</sub>		>85 to 95	°C	1, 2, 3, 4
T <sub>OPER</sub>	Normal operating temperature range	0 to 85	°C	5, 6
T <sub>OPER</sub>	Extended temperature operating range (optional)	>85 to 95	°C	5, 6

#### Notes

- 1. Maximum operating case temperature; T<sub>C</sub> is measured in the center of the package.
- 2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum  $T_C$  during operation.
- 3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T<sub>C</sub> during operation.
- 4. If  $T_C$  exceeds 85°C, the DRAM must be refreshed externally at 2X refresh, which is a 3.9 $\mu$ s interval refresh rate.
- 5. The refresh rate must double when  $85^{\circ}\text{C} < T_{OPER} \le 95^{\circ}\text{C}$ .
- For additional information, refer to technical note TN-00-08: "Thermal Applications" available on micron.com.

# 8GB (x72, ECC DR) 260-Pin DDR4 SODIMM DRAM Operating Conditions

## **DRAM Operating Conditions**

Recommended AC operating conditions are given in the DDR4 component data sheets. Component specifications are available on micron.com. Module speed grades correlate with component speed grades, as shown below.

### **Table 13: Module and Component Speed Grades**

DDR4 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-2G4	-083E
-2G1	-093E
-1G9	-107E

### **Design Considerations**

#### **Simulations**

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

#### **Power**

Operating voltages are specified at the edge connector of the module, not at the DRAM. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



# **I<sub>DD</sub> Specifications**

### Table 14: DDR4I<sub>DD</sub> Specifications and Conditions – 8GB (Die Revision A)

Values are for the MT40A512M8 DDR4 SDRAM only and are computed from values specified in the 4Gb (512 Meg x 8) component data sheet


One bank ACTIVATE-PRECHARGE current  One bank ACTIVATE-PRECHARGE, Word Line Boost, IPP current  One bank ACTIVATE-READ-PRECHARGE current  Precharge standby current  Precharge standby ODT current  Precharge power-down current  Precharge quite standby current  Active standby current  Active standby I <sub>PP</sub> current  Active power-down current  Burst read current	Symbol  I <sub>DD0</sub> <sup>1</sup> I <sub>PP0</sub> <sup>1</sup> I <sub>DD1</sub> <sup>1</sup> I <sub>DD2N</sub> <sup>2</sup> I <sub>DD2NT</sub> <sup>1</sup>	864 63 900 900	810 63 855	792 63 837	mA mA
One bank ACTIVATE-PRECHARGE, Word Line Boost, IPP current One bank ACTIVATE-READ-PRECHARGE current Precharge standby current Precharge standby ODT current Precharge power-down current Precharge quite standby current Active standby current Active standby I <sub>PP</sub> current Active power-down current Burst read current Burst read IDDQ current Burst write current	I <sub>PP0</sub> <sup>1</sup> I <sub>DD1</sub> <sup>1</sup> I <sub>DD2N</sub> <sup>2</sup>	63 900	63	63	
One bank ACTIVATE-READ-PRECHARGE current  Precharge standby current  Precharge power-down current  Precharge quite standby current  Active standby current  Active standby I <sub>PP</sub> current  Active power-down current  Burst read current  Burst read IDDQ current  Burst write current	I <sub>DD1</sub> <sup>1</sup> I <sub>DD2N</sub> <sup>2</sup>	900			mA
Precharge standby current  Precharge standby ODT current  Precharge power-down current  Precharge quite standby current  Active standby current  Active standby I <sub>PP</sub> current  Active power-down current  Burst read current  Burst read IDDQ current  Burst write current	I <sub>DD2N</sub> <sup>2</sup>		855	027	
Precharge standby ODT current  Precharge power-down current  Precharge quite standby current  Active standby current  Active standby I <sub>PP</sub> current  Active power-down current  Burst read current  Burst read IDDQ current  Burst write current		900		637	mA
Precharge power-down current  Precharge quite standby current  Active standby current  Active standby I <sub>PP</sub> current  Active power-down current  Burst read current  Burst read IDDQ current  Burst write current	IDD3NT <sup>1</sup>		828	792	mA
Precharge quite standby current  Active standby current  Active standby I <sub>PP</sub> current  Active power-down current  Burst read current  Burst read IDDQ current  Burst write current	DUZINI	810	756	720	mA
Active standby current  Active standby I <sub>PP</sub> current  Active power-down current  Burst read current  Burst read IDDQ current  Burst write current	I <sub>DD2P</sub> <sup>2</sup>	576	540	540	mA
Active standby I <sub>PP</sub> current  Active power-down current  Burst read current  Burst read IDDQ current  Burst write current	I <sub>DD2Q</sub> <sup>2</sup>	738	702	702	mA
Active power-down current  Burst read current  Burst read IDDQ current  Burst write current	I <sub>DD3N</sub> <sup>2</sup>	1206	1134	1098	mA
Burst read current  Burst read IDDQ current  Burst write current	I <sub>PP3N</sub> <sup>2</sup>	54	54	54	mA
Burst read IDDQ current Burst write current	I <sub>DD3P</sub> <sup>2</sup>	792	792	792	mA
Burst write current	I <sub>DD4R</sub> 1	1728	1620	1530	mA
	I <sub>DDQ4R</sub> 1	648	594	558	mA
Burst refresh current (1x REF)	I <sub>DD4W</sub> 1	1908	1710	1566	mA
,	I <sub>DD5B</sub> 1	2016	1980	1980	mA
Burst refresh I <sub>PP</sub> current (1x REF)	I <sub>PP5B</sub> 1	225	225	225	mA
Self refresh current: Normal temp range (0–85°C)	I <sub>DD6N</sub> <sup>2</sup>	360	360	360	mA
Self refresh current: Extended temp range (0–95°C)	I <sub>DD6E</sub> <sup>2</sup>	486	486	486	mA
Self refresh current: Reduced temp range (0–45°C)	I <sub>DD6R</sub> <sup>2</sup>	180	180	180	mA
Auto self refresh current (25°C)	I <sub>DD6A</sub> <sup>2</sup>	162	162	162	mA
Auto self refresh current (45°C)	I <sub>DD6A</sub> <sup>2</sup>	180	180	180	mA
Auto self refresh current (75°C)	I <sub>DD6A</sub> <sup>2</sup>	288	288	288	mA
Bank interleave read current	I <sub>DD7</sub> <sup>1</sup>	2178	1935	1710	mA
Bank interleave read IPP current	I <sub>PP7</sub> <sup>1</sup>	153	135	117	mA
Maximum Power Down Current	I <sub>DD8</sub> <sup>2</sup>	324	324	324	mA

- Notes: 1. One module rank in the active  $I_{DD/PP}$ , the other rank in  $I_{DD2P/PP3N}$ .
  - 2. All ranks in this  $I_{DD/PP}$  condition.



### **Module Dimensions**

Figure 3: 260-Pin DDR4 SODIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

2. The dimensional diagram is for reference only.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.