

SEAT NO.

NED UNIVERSITY OF ENGINEERING & TECHNOLOGY SECOND YEAR FALL SEMESTER (BACHELOR OF SCIENCE IN COMPUTER SCIENCE AND INFORMATION TECHNOLOGY) EXAMINATIONS 2019 BATCH 2018			
Time: 3 Hours Dated:06-02-			
Logic Design & Switching Theory - CS-251			
NOTE: Attempt ALL questions			
Q.1 Give answers to the following, also draw diagrams where required.	(08)		
(a) Explain the difference between analog quantity and digital quantity (b) Write binary numbers from 010011 to 011111 (c) Write Hex numbers from 99 to 100 (d) What is the difference between level and edge triggering? (e) Draw a pulse train and label it?			
Q.24a) Make truth table according to the given waveforms and determine the output wa for the following circuit	veform (08)		
(b) What are universal gates, draw equivalent circuits by using NOR universal gate produce different(AND, OR, NOT and NAND) logics.	to		
Of Lat Write all the rules of Boolean algebra Of Draw logic diagrams and truth tables Of A(BC + BC) + AC = A(BC) + AC Of A(BC + BC) + A'B' C = B'C	(08)		
(A) Draw diagram and truth tables of XOR and XNOR gates (b) Draw the complete logic diagram and truth table of Full Adder.	(06)		
Draw diagram of 4-bit decoder and describe it Draw diagram of Decimal to BCD encoder and describe it	(06)		
6.6 (a) The sequence 1011 is applied to the input of a 4-bit serial shift register that is	(08)		
initially cleared. What is the state of the shift register after three clock pulses? The Draw diagram of 4-bit up-counter and explain it			
initially cleared. What is the state of the shift register after three clock pulses?	(08)		





Ms. Maha Zaka

SEAT NO. AI-12001

SEAT NO.

NED UNIVERSITY OF ENGINEERING & TECHNOLOGY FIRST YEAR (DATA SCIENCE/ ARTIFICIAL INTELLIGENCE/ CYBER SECURITY) SPRING SEMESTER EXAMINATIONS 2023

Batch 2022

Time: 3 Hours

Dated: 09-AUG-23 Max Marks: 60

Logic Design & Switching Theory - CS-251

Note: Attempt all questions.

Q-1 (a) Simplify using Boolean Algebra. CLO-2, C3, PLO-2 /5

i. A = XY + X(Y+Z) + Y(Y+Z)

ii. XŸZ+YZ+ XZ

(b) Construct logic circuit for the given logic expression. CLO-2, C3, PLO-2 /5

i. AB + BC(B + C)

ii. (A+B)C

(c) Minimize the following boolean function using K-map CLO-1, C2, PLO-1 /10

i. $Y = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + A\overline{B}\overline{C} + A\overline{B}C + AB\overline{C} + ABC$

ii. $F(A, B, C, D) = \Sigma m(0, 1, 3, 5, 7, 8, 9, 11, 13, 15)$

Q-2 (a) Construct 4-bit binary Adder-Subtractor assuming 4 bit numbers A & B CLO-1, C2, PLO-1 /5

(b) Implement 3 to 8 decoder using 2 to 4 decoders. CLO-1, C2, PLO-1 /5.

(c) Implement the following higher-order Multiplexer using lowerorder Multiplexers . CLO-1, C2, PLO-1 /5 8x1 Multiplexer

Q-3 (a) Design a 3 bit Asynchronous UP counter, assuming clock to be negative edge triggered CLO-1, C2, PLO-1 /5


(b) What are the 2 switching problems of SR Flipflop

CLO-2, C3, PLO-2 /5


PTO

(c) Which flipflop is called universal flipflop, draw its block diagram, circuit diagram and truth table. CLO-2, C3, PLO-2 /5

Q-4 (a) Convert the following Mealy machine into equivalent Moore machine. CLO-1, C2, PLO-1 /5



(b) Consider the following DFA shown in figure. Perform state minimization. CLO-1, C2, PLO-1 /5



SEAT NO. CT-2109(

NED UNIVERSITY OF ENGINEERING & TECHNOLOGY

FIRST YEAR(BACHELOR OF SCIENCE IN COMPUTER SCIENCE)
SPRING SEMESTER EXAMINATIONS 2022

BATCH 2021

Time: 3 Hours

Dated:20-08-2022

Max.Marks:60

Logic Design & Switching Theory - CS-251

Instructions:

- Attempt ALL questions
- Make logical assumptions where necessary and clearly state them.
- Calculators are allowed but show all intermediate calculations to earn full credit.

Q1) Minimize the following Boolean function using K-Map

10 Marks

i) $F(P,Q,R,S)=\sum m(0,1,3,5,7,8,9,11,13,15)$ (05 marks)

ii) $F(A,B,C,D) = \sum m(3,4,5,7,9,13,14,15)$ (05 marks)

Q2) Simplify the following:

12 Marks

i) $\overrightarrow{ABC} + (\overrightarrow{A+B+C}) + \overrightarrow{ABCD}$ (03 marks)

ii) $AB + AC + \overline{AC}$ (03 marks)

iii) $(A+\overline{B})(A+C)$ (03 marks)

iv) 1.C + BC (03 marks)

Q3) Draw the logic circuit for the given logic expression

12 Marks

i) $Q = \overline{C.B} + A$ (04 marks)

ii) $R = [A(C+D)]^{9} + BE$ (04 marks)

iii) S=(A.B.C) + A(B+C) (04 marks)

Q4) Perform the following:

06 Mark

i) Subtraction using 1's complement 10101 - 10111 (03 marks)

ii) Addition using 2's complement -1101 and -1110 in 5 bit

(03 marks)

Q5a) Write down the range of:

06 Marks

i) Sign Magnitude Form (02 marks)

ii) 1's Complement (02 marks)

iii) 2's Complement (02 marks)

Q5b) Draw the logic symbol, truth table and logic expression of XOR & XNOR

Q6) Convert the following:

08 Marks

06 Marks

i) 1BC Hexadecimal number to Octal (02 marks)

ii) 011011 Binary number to Octal (02 marks)

iii) 1B7E Hexadecimal number to Decimal (02 marks)

iv) 670 Decimal number to Octal (02 marks)

A(ED+ BC) + A (BE+CD)+ BD

NED UNIVERSITY OF ENGINEERING & TECHNOLOGY

FIRST YEAR(BACHELOR OF SCIENCE IN COMPUTER SCIENCE & INFORMATION TECHNOLOGY) SPRING SEMESTER EXAMINATIONS 2021 BATCH 2020

Dated:30-08-2021 Max.Marks:60

Time: 3 Hours

Logic Design & Switching Theory - CS-251

Instructions:

- i. Attempt all parts of a question together.
- ii. State the assumptions clearly, wherever required.
- iii. All the work must be legible and clear.
- iv. Calculator is not allowed.

QUESTION NUMBER: 1

(10 Marks)

- a) Express the following.
 - i. (F7)16 to its equivalent in decimal system.

[1]


ii. Value of the even parity bit Peven for the number (011001010111001)2.

[1]

iii. Equivalency of $A + \overline{A} \cdot B = A + B$.

[1]

b) Consider the circuit given below.



- i. Express the Boolean expressions for T_1 through T_4 , as well as the outputs F_1 and F_2 as a function of the four inputs.
- ii. Illustrate the truth table with input binary combinations, binary values for T_1 through T_4 and outputs F_1 and F_2 in the table.
- iii. Minimize F_2 and illustrate the minimized logic circuit.

[3]

- a) Construct a three-bit Gray-to-Binary converter.
- b) Demonstrate the combinational logic for a printer which prints when there are documents in the queue and the paper is not jammed or the ink is not low.
- c) Implement the following Boolean Function using Multiplexer. $F(A,B,C,D) = \Sigma (0,2,4,6,8,10,12,14)$

(10 Marks)

(10 M

- a) Construct a Hexadecimal to Seven Segment Decoder.
- b) Construct a two's complementor for BCD numbers.

131

[5]

(10 Marks)

[2]


[5]

QUESTION NUMBER: 4


QUESTION NUMBER: 3

- a) Diagram the three-bit Gray-to-Binary converter of Question 2(a) using PLA. (No need to repeat the truth table or equations here; use directly).
- b) Examine the following figures to identify the function and illustrate the working.

[4] i.



Page 2 of 4



(10 Marks)

- a) Interpret the following conditions to produce a sequential circuit with two D flip-flops A and B, and one input X. When X = 0, the state of the circuit remains the same. When X = 1, the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats.
- b) Suppose you have purchased a certain memory with total capacity of 2 megabytes. If this memory is a nibble long, deduce the following.

		[1]
i.	Number of address lines.	[1]
ii.	Number of input and output lines.	1-1
21.		[1]
iii.	Number of words.	[2]
iv.	Basic structure of this memory.	1~1

QUESTION NUMBER: 6

(10 Marks)

a) For the following state table

Present	Next State		Output	
State	X=0	X=1	X = 0	X=1
а	f	ь	0	0
ь	d	ća	0	0
C	f	66	0	0
d	g	a	1	0
e	d	C	0	0-
f	f	Ь	1	1
9	g	h A	0	1
h	g	a	1	0

Page 3 of 4

d = h b = e a = C

i.	Produce the corresponding state diagram.	[1.5]
H.	Compute the reduced state table.	[2]
iii.	Produce the state diagram corresponding to the reduced state table.	[1.5
	lyze the reduced state machine of part (a) to prepare a sequential circuit with assignment 000, 100, 111.	001,



N.E.D. University of Engineering & Technology Department of Computer Science & Information Technology

Quiz # 01 Paper B

Course Title: Logic Design & Switching Theory

Class: FCIT-(A)

Date: 25-March-2020 Maximum Marks: 10

Student Name:

Course Code: CS-251

Instructor: Engr. Huma Tabassum


Time Allowed: 20 Minutes

Marks Obtained:

Roll Number:

- 1. Convert the following into required number system.
 - $a. (47.25)_{40} = (2)_2$

b. $(A8)_{16} = (?)_{10}$



= (16'x10) + (16"x8) (= (168),

2. Express (10100101)2 in decimal system using sign-magnitude system and one's complement system.

SIGN - MAGNITUDE SYSTEM:


Since the sign bit is I, the number will be negative Consider 7 magnitude bits = $(3^5 \times 1) + (3^9 \times 1) + (2^9 \times 1) = 37$ Since the sign by is 1

ne's complement -> on back side

- 3. Indicate the following.
 - a. BCD equivalent of (613)10 0110 0001 0011 L
 - b. Gray equivalent of (2)10 0011
- 4. Identify the final quotient of the signed numbers (0110): ÷ (0011): using two's complement system.


Instructor: Engr. Huma Tabassum Time Allowed: 20 Minutes Course Code: CS-251 partment of Computer Science & Information Technology Marks Obtained: Roll Number: N.E.D. University of Lugineering & Technology Quiz # 03 Paper A Course Kitle: Logic Design & Switching Theory Maximum Marks: 10 Date: 14-July-2021 Class: FCIT-(A) Student Name:

- Construct a circuit for a light fixture controlled by two switches, where flipping one of the switches turns the light on when it is off and turns it off when it is on. 5
- The data-input waveform (Data in) and data-select inputs (So and S1) are shown in figure. Determine the data-output waveforms on Do through D3 for the 1 x 4 demultiplexer. 7



Instructor: Engr. Huma Tabassum Time Allowed: 20 Minutes Course Code: CS-251 partment of Computer Science & Information Technology Marks Obtained: Roll Number: N.E.D. University of Lugineering & Technology Quiz # 03 Paper A Course Kitle: Logic Design & Switching Theory Maximum Marks: 10 Date: 14-July-2021 Class: FCIT-(A) Student Name:

- Construct a circuit for a light fixture controlled by two switches, where flipping one of the switches turns the light on when it is off and turns it off when it is on. 5
- The data-input waveform (Data in) and data-select inputs (So and S1) are shown in figure. Determine the data-output waveforms on Do through D3 for the 1 x 4 demultiplexer. 7



Ms. Rukhsan Zaka

SEAT NO. C7 - 21005

NED UNIVERSITY OF ENGINEERING & TECHNOLOGY

FIRST YEAR(BACHELOR OF SCIENCE IN COMPUTER SCIENCE)
SPRING SEMESTER EXAMINATIONS 2022
BATCH 2021

Time: 3 Hours

Dated:20-08-2022 Max.Marks:60

Logic Design & Switching Theory - CS-251

Instructions:

- · Attempt ALL questions
- · Make logical assumptions where necessary and clearly state them.
- · Calculators are allowed but show all intermediate calculations to earn full credit.

Q1) Minimize the following Boolean function using K-Map

i) $F(P,Q,R,S)=\sum m(0,1,3,5,7,8,9,11,13,15)$ (05 marks)

ii) $F(A,B,C,D)=\sum m(3,4,5,7,9,13,14,15)$ (05 marks)

Q2) Simplify the following:

12 Marks

i) $\overrightarrow{ABC} + (\overrightarrow{A+B+C}) + \overrightarrow{ABCD}$ (03 marks) $\overrightarrow{AB+AC+A-C}$ ii) $\overrightarrow{AB} + \overrightarrow{AC} + \overrightarrow{AC} = 1$ (03 marks) $\overrightarrow{AB+AC+A-C}$ iii) $(\overrightarrow{A+B})(\overrightarrow{A+C}) = \overrightarrow{A+BC}$ (03 marks)

iv) 1.C+BC - (03 marks)

Q3) Draw the logic circuit for the given logic expression

12 Marks

i) $Q = \overline{\overline{C}.B} + A$ (04 marks) ii) $R = [A(C+D)]^3 + BE$ (04 marks) iii) $S = (A.B.C) + A(\overline{B} + \overline{C})$ (04 marks)

O4) Perform the following:

11101

06 Mark

i) Subtraction using 1's complement 10101 – 10111 (03 marks)
ii) Addition using 2's complement -1101 and -1110 in 5 bit (03 marks)

O5a) Write down the range of:

06 Marks / 6

i) Sign Magnitude Form (02 marks) ii) 1's Complement (02 marks) iii) 2's Complement (02 marks)

Q5b) Draw the logic symbol, truth table and logic expression of XOR & XNOR

06 Marks / 6

Q6) Convert the following:

08 Marks

- i) 1BC Hexadecimal number to Octal (02 marks)
- ii) 011011 Binary number to Octal (02 marks)
- iii) 1B7E Hexadecimal number to Decimal (02 marks) iv) 670 Decimal number to Octal (236 (02 marks)

NED UNIVERSITY OF ENGINEERING & TECHNOLOGY

FIRST YEAR (BACHELOR OF SCIENCE IN

COMPUTER SCIENCE & INFORMATION TECHNOLOGY) SPRING SEMESTER EXAMINATIONS 2021 BATCH 2020

Dated:30-08-2021

Max.Marks:60

Time: 3 Hours

Logic Design & Switching Theory - CS-251

Instructions:

- ì. Attempt all parts of a question together.
- ii. State the assumptions clearly, wherever required.
- All the work must be legible and clear. iii.
- Calculator is not allowed. iv.

QUESTION NUMBER: 1

(10 Marks)

- a) Express the following.
 - (F7)16 to its equivalent in decimal system.

[1]

Value of the even parity bit P_{even} for the number (011001010111001)2.

[1]


Equivalency of $A + \overline{A} B = A + B$. iii.

[1]

b) Consider the circuit given below.

10

14 15



- Express the Boolean expressions for T_1 through T_4 , as well as the outputs F_1 and F_2 as a i. function of the four inputs. [2]
- Illustrate the truth table with input binary combinations, binary values for T1 through T4 and ü. outputs F_1 and F_2 in the table. [2]
- Minimize F_2 and illustrate the minimized logic circuit. iii,

[3]

(10 Marks)

a) Construct a three-bit Gray-to-Binary converter.

[4]

- b) Demonstrate the combinational logic for a printer which prints when there are documents in the queue)
 - and the paper is not jammed or the link is not low.)

[3]

c) Implement the following Boolean Function using Multiplexer. $F(A,B,C,D) = \Sigma (0,2,4,6,8,10,12,14)$

QUESTION NUMBER: 3

(10 Marks)

a) Construct a Hexadecimal to Seven Segment Decoder.

[5]

b) Construct a two's complementor for BCD numbers.

[5]

QUESTION NUMBER: 4


(10 Marks)


a) Diagram the three-bit Gray-to-Binary converter of Question 2(a) using PLA. (No need to repeat the truth table or equations here; use directly).

[2]

b) Examine the following figures to identify the function and illustrate the working.

[4]





(10 Marks)

a) Interpret the following conditions to produce a sequential circuit with two D flip-flops A and B, and one input X. When X = 0, the state of the circuit remains the same. When X = 1, the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats.

b) Suppose you have purchased a certain memory with total capacity of 2 megabytes. If this memory is a nibble long, deduce the following.

i.	Number of address lines.		[1]
ii.	Number of input and output lines.		[1]
iii.	Number of words.	85	[1]
iv.	Basic structure of this memory.		[2]

QUESTION NUMBER: 6

(10 Marks)

a) For the following state table

Present	Next State		Output	
State	X = 0	X=1	X = 0	X=1
а	f	ь	0	. 0
Ъ	d	O.	0	0
.e-	f	4	0	. 0.
d	g.	a	1	0
e	-d		0	0
f	7	b	1	ı i
g	g	h	0	1
h	g	а	1	0

Page 3 of 4

i. Produce the corresponding state di		Produce the corresponding state diagram.	[1.5]
	ii.	Compute the reduced state table.	[2]
	iii.	Produce the state diagram corresponding to the reduced state table.	[1.5]
b) Analyze the reduced state machine of part (a) to prepare a sequential circuit with assignment 000 011, 100, 110,), 001, [5]
