```
1:  `timescale 1ns / 1ps //ソース 3:FPGA 回路
2:  //////////////////////////////////////////////////////////////////////////////////
3:  // Company:
4:  // Engineer:
5:  //
6:  // Create Date:   00:53:02 12/05/2013
7:  // Design Name:
8:  // Module Name:   system
9:  // Project Name:
10: // Target Devices:
11: // Tool versions:
12: // Description:
13: //
14: // Dependencies:
15: //
16: // Revision:
17: // Revision 0.01 - File Created
18: // Additional Comments:
19: //
20: //////////////////////////////////////////////////////////////////////////////////
21: module system(
22:     input CLK,
23:     input RESET,
24:     input STOP,
25:     inout PIN,
26:     input START,
27:     output [11:0] SEG,
28:     output [7:0] LED
29:    );
30:
31: reg ff;
32: reg [16:0] temp_count;
33:
34: reg DATA;
35:
36:     wire [3:0] digit_0;
37:     wire [3:0] digit_1;
38:     wire [3:0] digit_2;
39:     wire [3:0] digit_3;
40:
41:     Calculater1 display (
42:         .CLK(CLK),
43:         .RESET(RESET),
44:         .DIGIT_0(digit_0),
45:         .DIGIT_1(digit_1),
46:         .DIGIT_2(digit_2),
47:         .DIGIT_3(digit_3),
48:         .SEG(SEG)
49:         );
50:
51: //state unit
52:
53: reg [3:0]state;
54: always @(posedge CLK or posedge RESET)
55: begin
56:     if(RESET)
57:         state[3:0]=4'b0000;
58:     else if(STOP)
59:         state[3:0]=4'b0011;
60:     else
61:     case (state)
62:         4'b0000:if (START) state[3:0]=4'b0001;
63:         4'b0001:if (temp_count==249) state[3:0]=4'b0010;
64:     endcase
65: end
66:
67: //count 5us
68: always @(posedge CLK)
69: begin
70:     if(state[3:0]!=4'b0001)
71:         temp_count<=0;
72:     else if (temp_count==249)
73:         temp_count<=0;
74:     else
75:         temp count<=temp count+1;
```

```
76:
77:     end
78:
79:     //measure echo
80:
81:     reg [23:0]echo;
82:     reg [23:0]result;
83:
84:     always @(posedge CLK)
85:     begin
86:         if(state[3:0]!=4'b0010)
87:         begin
88:             echo=0;
89:             result[23:0]=echo[23:0];
90:         end
91:         else if(echo>925000||PIN==1'b0)
92:         begin
93:             result[23:0]=echo[23:0];
94:         end
95:         else if(PIN==1'b1)
96:             echo=echo+1;
97:     end
98:
99:     always @(state)
100:    begin
101:        case(state)
102:            4'b0000:ff<=0;//state1:RESET
103:            4'b0001:ff<=1;//state2:5us pulse is emitted
104:            4'b0010:ff<=0;//state3:waiting&output result
105:            4'b0011:ff<=0;//state4:stop
106:        endcase
107:    end
108:        assign PIN = (state[3:0]!=4'b0010)?ff:1'bz;
109:
110:        assign digit_0=result[3:0];
111:        assign digit_1=result[7:4];
112:        assign digit_2=result[11:8];
113:        assign digit_3=result[15:12];
114:
115:        assign LED[7:0]=result[23:16];
116:
117:    endmodule
```

```
`timescale 1ns / 1ps//ソース 4:出力用回路(情報工学実験 2 より)
//////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date:   13:43:17 05/17/2013
// Design Name:
// Module Name:   Calclater1
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////
module Calculater1(
    input CLK,
    input RESET,
    input [3:0] DIGIT_0,
    input [3:0] DIGIT_1,
    input [3:0] DIGIT_2,
    input [3:0] DIGIT_3,
    output [11:0] SEG
    );

    reg [7:0] div_counter;
    reg [1:0] counter;
    reg [3:0] sel;
    reg [3:0] ff;
    reg [7:0] temp_seg;

    always @(posedge CLK)
    begin
        if(RESET)
            div_counter <= 0;
        else
            div_counter <= div_counter + 1;
    end

    always @(posedge CLK)
    begin
        if(RESET)
            counter <= 0;
        else
            if(div_counter==8'b11111111)
                counter <= counter + 1;
    end


    always @(posedge CLK)
    begin
        if(RESET)
            ff <= 0;
        else
            case(counter)
                2'b00: ff <= DIGIT_3;
                2'b01: ff <= DIGIT_2;
                2'b10: ff <= DIGIT_1;
                2'b11: ff <= DIGIT_0;
            endcase
    end

    always @(posedge CLK)
    begin
        if(RESET)
            sel <= 0;
        else
            case(counter)
                2'b00: sel <= 4'b1110;
                2'b01: sel <= 4'b1101;
```

```
                    2'b10: sel <= 4'b1011;
                    2'b11: sel <= 4'b0111;
                endcase
        end

        always @(posedge CLK)
        begin
            if(RESET)
                temp_seg <= 0;
            else
                case(ff)
                    4'b0000:temp_seg <= 8'b1_1000000; // 0
                    4'b0001:temp_seg <= 8'b1_1111001; // 1
                    4'b0010:temp_seg <= 8'b1_0100100; // 2
                    4'b0011:temp_seg <= 8'b1_0110000; // 3
                    4'b0100:temp_seg <= 8'b1_0011001; // 4
                    4'b0101:temp_seg <= 8'b1_0010010; // 5
                    4'b0110:temp_seg <= 8'b1_0000010; // 6
                    4'b0111:temp_seg <= 8'b1_1011000; // 7
                    4'b1000:temp_seg <= 8'b1_0000000; // 8
                    4'b1001:temp_seg <= 8'b1_0010000; // 9
                    4'b1010:temp_seg <= 8'b1_0001000; // A
                    4'b1011:temp_seg <= 8'b1_0000011; // b
                    4'b1100:temp_seg <= 8'b1_1000110; // c
                    4'b1101:temp_seg <= 8'b1_0100001; // d
                    4'b1110:temp_seg <= 8'b1_0000110; // E
                    4'b1111:temp_seg <= 8'b1_0001110; // F
                endcase
        end

        assign SEG = {sel, temp_seg};

    endmodule
```