

Debugging FPGA cont'd

Next stage is Mapped design, where the mapper takes synthesized design and translate it into specific hardware elements that are in your FPGA


It tries to translate the synthesis design to a low level block diagram

In this example, the FPGA builds a series of flip flops and it will map each of the registers from the synthesis diagram into flip-flops

our FPGA does not have specific AND gates within but rather Look up tables, which can be configued in various ways to implement any logic circuity we would like to implement. It may decide it needs 1 LUT to implement an AND gate and it will determined the opcodes for the LUT to simulate an AND gate

depending on the FPGA, we might have different operations for LUT or sizes, specialized circuits like multipliers, block memory etc.

Mapper takes all the available hardware to build this "Mapping" block diagram



Once we have this Mapping block diagram, the complexity begins in the placer and router


Quartus uses the term "fitter" in the compliation report, where its a placement and router operation

To implement this design from our maper into an FPGA, we need to figure out which of the elements in the FGPA should be used to represent these individual flip-flops from our design

Remember that an FGPA can be viewed as a big grid of logic elements, which can programatically connected in run-time

Each of these lines represents a row or column of flip flop elements. Our DE2 board has about 100k LUT and 100k FLip flops

This quartus software has to figure which flip flop and LUT should be used to implement the mapped design



In this case, we need 3 flip flops for our design so the number of possibilities for the flip flops to be place is roughly 100k^3. On the left shows just one possible selection

The next stage is routing, which involves connecting all these elements together. We need to use the programmable routing tracks to connect the various signals together as shown in green.

Quartus can create any path from each hardware element to the next. This is important as there are propagation delays in these tracks and elements in the FPGA.

In order for our design to work correctly, we need to match the propagation dely to the sped of operation of our circuit.

Some logic might need to work quickly thus it needs a more direct route.

To direct the operation of the fitter (placing and routing steps), we need to create an SDC file. This file tells the objectives and goals needed when it comes to routing these elements

the output of the routed design is passed into a programming file (.sof file) to do the implementation on FPGA

we can use our jtag programmer to load the programming file into FPGA, now we have a design running in FPGA hardware

we can then use signal tap to capture the signals in real-time for debugging

Another method for debugging is related to simulation, where we use modelsim. Modelsim allows us to generate any stimulus we want and see how our design responds. These simulations are more flexible than signal tap. 2 ways of simulating: -Timing simulation: after Quartus compiles takes place, the output from routing stage (contains all info aobut how the FPGA implements), generates a .vo file, which is passed into modelsim for the timing simulation the timing simulation can duplicate all the delays in the FGPA when it is running, it knows the how much propagation delay there will be when each signal is toggling In functional simulation, we take the verilog file and directly pass it into Modelsim and complie it for either functional or timing simulation, we need to write the testbench With a functional simulation, we dont need to compile the design thru quartus at all for simulation or debugging. However we won't knkow what the propagation delay will be in our design Functional simulation assumes signals will transition instaneously on clock edges, but we don't need to go thru a quartus compliation and determine its behaviour. This will help speed up things for u since the fitter operation is expensive and time consuming as your design gets larger As this class progress, the compliations will take quite a long time, compiles may take up to 5 mins just to be routed. Everytime a change is made, it takes time to compile and process in quartus but in modelsim we can just run in instantly. This can help us debug issues. In industry, designs are more complicated and time is important. Some compiles could take an hour to get the .sof file The dominant method of debuggin in industry is done thru functional simulation.

Introduction to Testbenc	hes:				
Recommended to use fu	unctional simulation	. Should get com	mfortable with doing cfuncti	ional simulation ASAP.	
The testbench is a stand	dard verilog module	but it has no inp	puts or outputs.		
the 3 components in thi	s testbench are:				
*Most important: The in	stantiation of the v	erilog model to t	test AKA top level module		
stimulus generation: ge	nerates the signals	for the inputs of	f the DUT		
			ithin the testbench which is	displayed as a waye in m	odelsim or as a textfile
in industry, the outputs	are compared with	expected output	its and the testbench will sp	becity if it falled or not but	we wont get nere
-Module is generally nar	ned based on the o	design that is bei	ing tested ex: to test a mo	dule, "aaa", our testbench	would be name aaa_tb
-Testbenches have NO ir	nputs or outputs				
-TB just have internal sig	nals that connect t	o the ports of th	ne DUT		
-Since testbenches don't	run inside the FPG	A, they don't ne	eed to rely on synthesizable	code constructs, we can u	use powerful tools like
fork join					
The most difficult part o	f writing a tb is figu	iring out what ar	re the critical test scenarios	that must be exercised to	verify the DUT
Can't exhaustively test	all possible inputs/s	ignal timings			
-just aim for worst-case, -proper testbench design	most stressful com n requires a solid ui	nderstanding of t	ut signals the design requirements		
Try to set your DUT cod	e aside and treat it	as a black-box t	test		
some ways to test the S	SRRC filter:				
1) Test Impulse Respons	e; input is an impu	lse and see if the	e impulse response of filter	matches that IR in matlab)
2) Sinusoid test: use ma	itlab and FR analys	is, you shouod b	be able to predict the outpu	ut sinsuoid's output and pha	ase
3) Test worse case scen	ario: Need to make	sure no overfloy	w occurs given the worst	case input sequence	
			w occurs, diver the worst o	Lase illuut seudelite	
			w occurs, given the worst o	lase input sequence	
4) Test the reset: reset			w occurs, given the worst o	case input sequence	
			w occurs, given the worst	ase input sequence	
			w occurs, given the worst o	ase input sequence	
			w occurs, given the worst o	ase input sequence	
	the filter during its s		w occurs, given the worst o	ase input sequence	
4) Test the reset: reset	the filter during its s		w occurs, given the worst o	ase input sequence	
4) Test the reset: reset	the filter during its s		w occurs, given the worst o	ase input sequence	
4) Test the reset: reset	the filter during its s		w occurs, given the worst of	ase input sequence	
4) Test the reset: reset	the filter during its s		w occurs, given the worst of	ase input sequence	
4) Test the reset: reset	the filter during its s		w occurs, given the worst of	ase input sequence	
4) Test the reset: reset	the filter during its s		w occurs, given the worst of	ase input sequence	
4) Test the reset: reset	the filter during its s		w occurs, given the worst of		
4) Test the reset: reset	the filter during its s		w occurs, given the worst of		
4) Test the reset: reset	the filter during its s		w occurs, given the worst of		
4) Test the reset: reset	the filter during its s		w occurs, given the worst of		
4) Test the reset: reset	the filter during its s		w occurs, given the worst of		
4) Test the reset: reset	the filter during its s		w occurs, given the worst of		
4) Test the reset: reset	the filter during its s		w occurs, given the worst of		
4) Test the reset: reset	the filter during its s		w occurs, given the worst of		
4) Test the reset: reset	the filter during its s		w occurs, given the worst of		
4) Test the reset: reset	the filter during its s				
4) Test the reset: reset	the filter during its s				
4) Test the reset: reset	the filter during its s				
4) Test the reset: reset	the filter during its s				