

at time IV:

> Note that knowing these 4 hits lets us predict the LFSR's output at time NT4, NT5, NTG... ~


When building our BER measurement circuit, we assume that the first few bits out of the slicer are correct.

- Can use these bits to load the registers of the Rx LFSR.
- Once the Rx LFSR registers have been fully loaded, it is in the same state as the Tx LFSR was when it generated those bits.
- Enable Rx LFSR. All Future bits will match the Tx LFSR.

Critical note: The diagrams in the student guide and this notebook can't anticipate all possible student designs (especially wrt LFSR, mapper, and slicer). Some minor changes may be needed to make the BER circuit work with your design.

Don't follow the examples blindly. Common sense + good judgment are necessary!

Proposed Circuit from Student Guide



Common Problems in BER Measurement

- 1) Clock rates -> "bit rate clk en" in diagram
 - * need to cycle LFSR once For each received bit
 - could be 2x symbol rate or 4x depending on whether I+Q channels are built
- 2) Parallel to serial conversion: make sure ordering of bits matches mapper in transmitter
- 3) Make sure all output bits from Tx LFSR are loaded into Rx LFSR during synchronization phase
 - TF To LFSR cycles 4 times but only 2 bits are sent through mapper Ra LFSR won't synchronize

