## Verilog notes

Tommy Bui 01-29-2023

## Contents

1	Ver	rilog Tutorial
	1.1	Lore
	1.2	How is Verilog useful
2	Inti	roduction to Verilog
	2.1	What is a hardware schematic?
	2.2	What is a Hardware Description Language?
	2.3	Sections of Verilog Code
		2.3.1 Verilog section template
3	Dat	ta Types
	3.1	Verilog Syntax
		3.1.1 White space
		3.1.2 Operators
		3.1.3 Number Format

### 1 Verilog Tutorial

Reference to Chipverify

#### 1.1 Lore

In the early days of integrated circuits, engineers had to physically draw transistors & their netlist on paper. As circuits became more complex and larger in scale, this process eventually tedious. Languages such as VHDL & Verilog were developed to simply the process of describing the functionality of IC and let tools convert the behavior into hardware using combinational & sequential logic.

#### 1.2 How is Verilog useful

Verilog creates a level of abstraction that hides the details of its implementation & technology.

E.g. the design of a D flip-flop requires the knowledge of the transistor layout in order to achieve an edge-triggered FF, rise/setup time, fall/clk-Q times to latch value onto flop, etc.

## 2 Introduction to Verilog

#### Source

A digital element such as a FF can be represented using combinational gates such as NAND or NOR gates. The functionality of a FF is determined based on the layout of such gates. How the gates have to be connected is usually determined using K-maps

Below is an schemetic of a Data flip-flop & its corresponding truth table. The output, q is asserted only when rstn & d are both set.




Figure 1: D flip flop

#### 2.1 What is a hardware schematic?

A hardware schematic is a daigram that shows how the combinational gates should be connected to implemented a particular behaviour in hardware. From figure 1, a set of NAND gates are connected in order to create a D flip flop.

#### 2.2 What is a Hardware Description Language?

It's easier to describe how a block of logic should behave & let software tools convert that behavior into an actual hardware scchematic. The language that describes the hardware functinality is classified as a Hardware Description Language.

### 2.3 Sections of Verilog Code

All behavior code should be described within the keywords module & end module.

#### 2.3.1 Verilog section template

- Module definition & port list declaration
- List of input & output ports
- Declaration of Verilog data types
- Module instantiations
- Behavioural code

```
module [design_name] ( [port_list] );

[list_of_input_ports]

[list_of_output_ports]

[declaration_of_other_signals]

[other_module_instantiations_if_required]

[behavioral_code_for_this_module]

endmodule
```

Figure 2: Verilog example Template

## 3 Data Types

#### 3.1 Verilog Syntax

Source (Lexical item. In lexicography [citation needed], a lexical item is a single word, a part of a word, or a chain of words (catena) that forms the basic elements of a language's lexicon (vocabulary)).

Lexical conventions in Verilog are similar to C in the sense that it contains a sense of tokens. A lexical token may consist of one or more characters and tokens can be comments, keywords, numbers, strings or white space. However, all lines are terminated by a semi-colon.

Verilog is case-sensitive, so variables, var\_a & var\_A differ. Two types of comments:

- Single-line comment uses two forward slashes (e.g. //). Single line comments can be nested in a multiple line comment.
- $\bullet$  Multiple-line comment starts with /\* and ends with \*/ and cannot be nested

#### 3.1.1 White space

White space refers to spaces, tabs, newlines, & formfeeds, and is usually ignored by Verilog except when it separates tokens. Be sure to take advantage of this when making readable code.

#### 3.1.2 Operators

There are three types of operators: unary, binary, & ternary or conditional.

- Unary operators shall appear to the left of their operand
- Binary operators shall appear between their operands
- Conditional operators have 2 separate operates that separate 3 operands

Figure 3: Example of unary, binary, and ternary/conditional operators

If the expression (y.5) is true, then variable x will get the value w, else y=z.

#### 3.1.3 Number Format

```
16 // Number 16 in decimal
0x10 // Number 16 in hexadecimal
10000 // Number 16 in binary
20 // Number 16 in octal
```

Figure 4: number formats

By default, Verilog simulators treat numbers as decimals. In order to represent them in different radixes, there are certain rules which must be used.

#### Sized

Sized numbers are represented as show below, where size is written only in decimal to specify the number of bits in the number:

# 1 [size]'[base\_format][number]

Figure 5: Template for sized numbers

- base\_format can be decimal('d or 'D), hex('h or 'H), or octal('o or 'O) & specifies the base of the number
- number can be specified as any valid digit with respect to the specified based format

Figure 6: ToDo

#### Unsized

Numbers without a size format specification have a default number of bits depending on the simulator & machine.

#### Negative

Negative numbers are specified with the - sign before the size of a number; It is illegal to have the - between base format & number.

```
integer a = 5423;  // base format is not specified, a gets a decimal value of 5423
integer a = 'h1AD7;  // size is not specified, because a is int (32 bits) value stored in a = 32'h0000_1AD7
```

Figure 7: ToDo

#### Strings

A sequence of characters enclosed in double quotes are strings. It cannot be split into multiple lines & every chracter in the string takes 1B to be stored:

```
"Hello World!" // String with 12 characters -> require 12 bytes
"x + z" // String with 5 characters

"How are you
feeling today ?" // Illegal for a string to be split into multiple lines
```

Figure 8: ToDo

#### Identifiers

Identifiers are names of variables; Can be made of alphanumeric characters and symbols. They cannot start with a digit nor a \$:

Figure 9: ToDo

#### Keywords

Keywords are special identifiers reserved to be define the language constructs & are lower case. A list of important keywords is as follows:

always and assign automatic begin case casex casez deassign default defparam design disable edge else end endcase endconfig	endfunction endgenerate endmodule endprimitive endspecify endtable endtask event for force force forever fork function generate genvar include initial inout	input integer join localparam module nand negedge nmos nor not or output parameter pmos posedge primitive specify specparam	signed task time real realtime reg unsigned wait while wire
---	--	---	---

Figure 10: ToDo

#### Verilog Revisions




Figure 11: ToDo