Lab Report Nano Processor

Fernando T.H.L - 210167E

Lab Tasks

In this lab, students are tasked with designing and implementing a 4-bit nano processor capable of executing 4 instructions. The lab focuses on developing components such as an add/subtract unit, an adder, a program counter, and multiplexers. Students will also create an assembly program to find the summation of values between 1 and 3 using the nano processor. The lab involves teamwork, simulation testing, and verifying the functionality of the design on the BASYS 3 development board. A lab report documenting the project is required, and extra credit can be earned for innovative designs and features.

Assembly program and its machine code representation

Assembly Programme

MOVI	R1,	3
MOVI	R2,	1
NEG	R2	
ADD	R7,	R1
ADD	R1,	R2
JZR	R1,	7
JZR	R0,	3

Machine Code representation

100010000011	Move immediate value 3 to the R1 register
100100000001	Move immediate value 1 to the R2 register
01010000000	Take the 2's complement of the value in the R2 register
001110010000	Add R1 register to R7 register
000010100000	Add R2 register to the R1
110010000111	If the R1 register value is 0 jump to the instruction whose address is 7
11000000011	If the RO register value is 0 jump to the instruction whose address is 3
11000000111	If the RO register value is 0 jump to the instruction whose address is 7

VHDL codes

Design Codes

1. D Flip-flop

```
______
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 04/08/2023 07:00:42 AM
-- Design Name:
-- Module Name: D FF - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity D FF is
   Port ( D : in STD LOGIC;
          Clk : in STD LOGIC;
          Clr : in STD_LOGIC;
          En : in STD LOGIC;
          Q : out STD LOGIC);
end D FF;
architecture Behavioral of D FF is
```

```
begin

process (Clk) begin
    if (Clr='1') then
        Q <='0';
    else
        if (rising_edge(Clk)) then --Check for rising-edge of clock pulz

    if(En='1') then
        Q <= D;
        end if;
    end if;
end process;

end Behavioral;</pre>
```

2. 3-to-8 Decoder

```
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 03/23/2023 07:19:32 AM
-- Design Name:
-- Module Name: Decoder 3 to 8 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Decoder 3 to 8 is
   Port ( I : in STD LOGIC VECTOR (2 downto 0);
          Y : out STD LOGIC VECTOR (7 downto 0));
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
   component Decoder 2 to 4
       port(
       I: in STD LOGIC VECTOR;
       EN: in STD LOGIC;
       Y: out STD LOGIC VECTOR );
   end component;
signal IO, I1 : STD LOGIC VECTOR (1 downto 0);
signal Y0, Y1 : STD LOGIC VECTOR (3 downto 0);
signal en0, en1, I2 : STD LOGIC;
begin
   Decoder_2_to_4_0 : Decoder_2_to_4
       port map(
```

```
I \Rightarrow I0,
         EN => en0,
         Y => YO );
    Decoder_2_to_4_1 : Decoder_2_to_4
        port map(
         I => I1,
        EN \Rightarrow en1,
         Y \Rightarrow Y1 ;
en0 \le NOT(I(2));
en1 <= I(2);
I0 <= I(1 downto 0);</pre>
I1 <= I(1 downto 0);</pre>
I2 <= I(2);
Y(3 downto 0) <= Y0;
Y(7 downto 4) <= Y1;
end Behavioral;
```

3. 2-to-4 Decoder

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 03/23/2023 06:26:05 AM
-- Design Name:
-- Module Name: Decoder 2 to 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Decoder 2 to 4 is
   Port ( I : in STD LOGIC VECTOR (1 downto 0);
          EN : in STD LOGIC;
          Y : out STD LOGIC VECTOR (3 downto 0));
end Decoder_2_to_4;
architecture Behavioral of Decoder_2_to_4 is
signal NIO : STD LOGIC;
signal NI1 : STD LOGIC;
begin
   NIO \leq NOT I(0);
   NI1 \le NOT I(1);
   Y(0) \le (NIO) AND (NI1) AND EN;
   Y(1) \le I(0) AND (NI1) AND EN;
   Y(2) \le (NIO) AND I(1) AND EN;
   Y(3) \le I(0) AND I(1) AND EN;
```

end Behavioral;

4. Full Adder

```
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 10:31:30 AM
-- Design Name:
-- Module Name: FA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity FA is
   Port ( A : in STD LOGIC;
          B : in STD LOGIC;
          C_in : in STD LOGIC;
          S : out STD LOGIC;
          C out : out STD LOGIC);
end FA;
architecture Behavioral of FA is
   component HA
       port (
       A: in std logic;
       B: in std logic;
       S: out std logic;
       C: out std logic);
   end component;
   SIGNAL HAO S, HAO C, HA1 S, HA1 C : std logic;
```

```
begin
```

```
HA_0 : HA
    port map (
    A => A,
    B => B,
    S => HA0_S,
    C => HA0_C);

HA_1 : HA
    port map (
    A => HA0_S,
    B => C_in,
    S => HA1_S,
    C => HA1_C);

S <= HA1_S;
C_out <= HA0_C OR HA1_C;
end Behavioral;</pre>
```

5. Half Adder

```
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 10:12:29 AM
-- Design Name:
-- Module Name: HA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity HA is
   Port ( A : in STD LOGIC;
          B : in STD LOGIC;
          S : out STD LOGIC;
          C : out STD LOGIC);
end HA;
architecture Behavioral of HA is
begin
   S \le A XOR B;
   C <= A AND B;
end Behavioral;
```

6. Instruction Decoder

```
_____
-- Company: UOM
-- Engineer: Gamage M.S & Prabashwara D G H
-- Create Date: 05/29/2023 08:42:19 PM
-- Design Name:
-- Module Name: Instruction Decoder - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Instruction Decoder is
    Port (Instruct Bus: in STD LOGIC VECTOR (11 downto 0);
          Jump Check Zero : in STD LOGIC ;
          Reg EN : out STD LOGIC VECTOR (2 downto 0);
          Reg_Sel_1 : out STD_LOGIC_VECTOR (2 downto 0);
          Reg_Sel_2 : out STD_LOGIC_VECTOR (2 downto 0);
          Load Sel : out STD LOGIC;
          Add Sub Sel : out STD LOGIC;
          Immediate Val : out STD LOGIC VECTOR (3 downto 0);
          Jump Flag : out STD LOGIC;
          Jump Addr : out STD LOGIC VECTOR (2 downto 0));
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
begin
Reg EN <= Instruct Bus(9 downto 7);</pre>
Reg_Sel_1 <= Instruct_Bus(9 downto 7);</pre>
Reg Sel 2 <= Instruct Bus(6 downto 4);</pre>
```

```
Jump_Addr <= Instruct_Bus(2 downto 0);
Immediate_Val <= Instruct_Bus(3 downto 0);

Load_Sel <= Instruct_Bus(11) and (not Instruct_Bus(10));
Add_Sub_Sel <= Instruct_Bus(10) and (not Instruct_Bus(11));
Jump_Flag <= Instruct_Bus(10) and Instruct_Bus(11) and Jump_Check_Zero;
end Behavioral;</pre>
```

7. Look-Up-Table for Seven Segment Display

```
-- Company: UOM
-- Engineer: Gamage M.S
-- Create Date: 05/02/2023 03:04:33 PM
-- Design Name:
-- Module Name: LUT 16 7 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity LUT 16 7 is
    Port (address: in STD LOGIC VECTOR (3 downto 0);
          data : out STD_LOGIC_VECTOR (6 downto 0));
end LUT 16 7;
architecture Behavioral of LUT 16 7 is
type rom type is array (0 to 15) of std logic vector(6 downto 0);
    signal sevenSegment ROM : rom type :=("0000001", -- 0
                                      "1001111", --1
                                      "0010010", --2
                                      "0000110", --3
```

```
"1001100", --4
                                         "0100100", --5
                                         "0100000", --6
                                         "0001111", --7
                                         "0000000", --8
                                         "0000100", --9
                                         "0000010", -- a
                                         "1100000", -- b
                                         "0110001", -- c
                                         "1000010", -- d
                                         "0110000", -- e
                                         "0111000" -- f
                                          );
begin
data <= sevenSegment_ROM(to_integer(unsigned(address)));</pre>
end Behavioral;
```

8. 2-to-1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 07:19:20 PM
-- Design Name:
-- Module Name: MUX 2 to 1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX 2 to 1 is
   Port ( I : in STD LOGIC VECTOR (1 downto 0);
          S : in STD LOGIC;
          Y : out STD LOGIC);
end MUX 2 to 1;
architecture Behavioral of MUX 2 to 1 is
```

```
begin Y <= (I(0) \text{ and ( not S )) or (I(1) and S);} end Behavioral;
```

9. 3-bit 2-to-1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 09:06:53 PM
-- Design Name:
-- Module Name: MUX 2 to 1 3bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity MUX 2 to 1 3bit is
   Port ( I1 : in STD LOGIC VECTOR (2 downto 0);
          12 : in STD LOGIC VECTOR (2 downto 0);
          O : out STD LOGIC_VECTOR (2 downto 0);
          S : in STD LOGIC);
end MUX_2_to_1_3bit;
architecture Behavioral of MUX 2 to 1 3bit is
component MUX 2 to 1
   port(
       I : in STD LOGIC VECTOR (1 downto 0);
       S : in STD LOGIC;
       Y : out STD LOGIC
   );
end component;
begin
```

```
MUX_2_to_1_0 : MUX_2_to_1
port map(
    I(0) => I1(0),
    I(1) => I2(0),
    S \Rightarrow S
    Y \Rightarrow O(0)
);
MUX_2_to_1_1 : MUX_2_to_1
port map(
   I(0) => I1(1),
    I(1) => I2(1),
    S \Rightarrow S
    Y => 0(1)
);
MUX_2_to_1_2 : MUX_2_to_1
port map(
    I(0) => I1(2),
    I(1) => I2(2),
    S => S
    Y \Rightarrow O(2)
);
end Behavioral;
```

10.4-bit 2-to-1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 09:16:12 PM
-- Design Name:
-- Module Name: MUX 2 to 1 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity MUX 2 to 1 4bit is
   Port ( IO : in STD LOGIC VECTOR (3 downto 0);
          11 : in STD LOGIC VECTOR (3 downto 0);
          O : out STD LOGIC VECTOR (3 downto 0);
          S : in STD LOGIC);
end MUX_2_to_1_4bit;
architecture Behavioral of MUX 2 to 1 4bit is
component MUX 2 to 1
   port(
       I : in STD LOGIC VECTOR (1 downto 0);
       S : in STD LOGIC;
       Y : out STD LOGIC
   );
end component;
begin
```

```
MUX 2 to 1 0 : MUX 2 to 1
port map(
    I(0) => I0(0),
    I(1) => I1(0),
    S => S,
    Y \Rightarrow O(0)
);
MUX_2_to_1_1 : MUX_2_to_1
port map(
    I(0) => I0(1),
    I(1) => I1(1),
    S => S
    Y => 0(1)
);
MUX_2_to_1_2 : MUX_2_to_1
port map(
    I(0) => I0(2),
    I(1) => I1(2),
    S => S
    Y \Rightarrow O(2)
);
\texttt{MUX}\_2\_\texttt{to}\_1\_3 : \texttt{MUX}\_2\_\texttt{to}\_1
port map(
    I(0) => I0(3),
    I(1) => I1(3),
    S => S,
    Y => 0(3)
);
end Behavioral;
```

11.8 to 1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 09:53:38 PM
-- Design Name:
-- Module Name: MUX 8 to 1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Mux 8 to 1 is
   Port (S: in STD LOGIC VECTOR (2 downto 0);
          I : in STD LOGIC VECTOR (7 downto 0);
          Y : out STD LOGIC);
end Mux 8 to 1;
architecture Behavioral of Mux_8_to_1 is
    component Decoder 3 to 8
      I: in STD LOGIC VECTOR;
      Y: out STD LOGIC VECTOR);
    end component;
signal D1 : STD LOGIC VECTOR(7 downto 0);
begin
   Decoder_3_to_8_0 : Decoder_3_to_8
   port map(
          I \Rightarrow S
          Y \Rightarrow D1);
```

 $Y \le (I(0) \text{ AND } D1(0)) \text{ OR } (I(1) \text{ AND } D1(1)) \text{ OR } (I(2) \text{ AND } D1(2)) \text{ OR } (I(3) \text{ AND } D1(3)) \text{ OR } (I(4) \text{ AND } D1(4)) \text{ OR } (I(5) \text{ AND } D1(5)) \text{ OR } (I(6) \text{ AND } D1(6)) \text{ OR } (I(7) \text{ AND } D1(7));$

end Behavioral;

12.4-bit 8-to-1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 10:08:00 PM
-- Design Name:
-- Module Name: MUX 8 to 1 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity MUX 8 to 1 4bit is
   Port (I1: in STD LOGIC VECTOR (3 downto 0);
          12 : in STD LOGIC VECTOR (3 downto 0);
          13 : in STD LOGIC VECTOR (3 downto 0);
          14 : in STD_LOGIC_VECTOR (3 downto 0);
          15 : in STD_LOGIC_VECTOR (3 downto 0);
          16 : in STD_LOGIC_VECTOR (3 downto 0);
          17 : in STD LOGIC VECTOR (3 downto 0);
          18 : in STD LOGIC VECTOR (3 downto 0);
          S: in STD LOGIC VECTOR (2 downto 0);
          Y: out STD LOGIC VECTOR (3 downto 0));
end MUX 8 to 1 4bit;
architecture Behavioral of MUX 8 to 1 4bit is
component MUX_8_to_1
   port(
       S : in STD LOGIC VECTOR (2 downto 0);
       I : in STD LOGIC VECTOR (7 downto 0);
       Y : out STD LOGIC
```

```
);
end component;
begin
MUX 8 to 1 0 : MUX 8 to 1
port map(
    I(0) => I1(0),
    I(1) => I2(0),
    I(2) => I3(0),
    I(3) => I4(0),
    I(4) => I5(0),
    I(5) => I6(0),
    I(6) => I7(0),
    I(7) => I8(0),
    S => S,
    Y => Y(0)
);
MUX 8 to 1 1 : MUX 8 to 1
port map(
    I(0) => I1(1),
    I(1) => I2(1),
    I(2) => I3(1),
    I(3) => I4(1),
    I(4) => I5(1),
    I(5) => I6(1),
    I(6) => I7(1),
    I(7) => I8(1),
    S => S_{\prime}
    Y => Y(1)
);
MUX 8 to 1 2 : MUX 8 to 1
port map(
    I(0) => I1(2),
    I(1) => I2(2),
    I(2) => I3(2),
    I(3) => I4(2),
    I(4) => I5(2),
    I(5) => I6(2),
    I(6) => I7(2),
    I(7) => I8(2),
    S => S,
    Y => Y(2)
);
MUX_8_to_1_3 : MUX_8_to_1
port map(
    I(0) => I1(3),
    I(1) => I2(3),
    I(2) => I3(3),
    I(3) => I4(3),
    I(4) => I5(3),
    I(5) => I6(3),
    I(6) => I7(3),
```

```
I(7) => I8(3),
S => S,
Y => Y(3)
);
end Behavioral;
```

13. Nano Processor

```
_____
-- Company:
-- Engineer:
-- Create Date: 05/31/2023 01:58:15 PM
-- Design Name:
-- Module Name: Nano Processor 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Nano Processor 4bit is
   Port ( RES : in STD LOGIC;
          CLK : in STD LOGIC;
          O : out STD LOGIC VECTOR (3 downto 0);
          OVF : out STD LOGIC;
          OSD : out STD_LOGIC_VECTOR (6 downto 0);
          Z : out STD LOGIC);
end Nano Processor 4bit;
architecture Behavioral of Nano Processor 4bit is
component Instruction Decoder is
   Port ( Instruct Bus : in STD LOGIC VECTOR (11 downto 0);
          Jump Check Zero : in STD LOGIC ;
          Reg EN: out STD LOGIC VECTOR (2 downto 0);
          Reg Sel 1 : out STD LOGIC VECTOR (2 downto 0);
          Reg_Sel_2 : out STD_LOGIC_VECTOR (2 downto 0);
          Load Sel : out STD LOGIC;
          Add Sub Sel : out STD LOGIC;
          Immediate Val : out STD_LOGIC_VECTOR (3 downto 0);
```

```
Jump Flag : out STD LOGIC;
           Jump Addr : out STD LOGIC VECTOR (2 downto 0));
end component;
component ROM 8 12 is
    Port ( M : in STD LOGIC VECTOR (2 downto 0);
           I : out STD LOGIC VECTOR (11 downto 0));
end component;
component RCAS 4 is
    Port ( A
                          : in STD LOGIC VECTOR (3 DOWNTO 0);
                          : in STD LOGIC VECTOR (3 DOWNTO 0);
           ADD SUB SELECT : in STD LOGIC; --ADD :0 , SUBTRACT :1
                          : out STD LOGIC VECTOR (3 DOWNTO 0);
           OVERFLOW
                         : out STD LOGIC;
                         : out STD_LOGIC);
           ZERO
end component;
component Reg Bank is
    Port (D: in STD LOGIC VECTOR (3 downto 0);
           EN : in STD_LOGIC_VECTOR (2 downto 0);
           CLK : in STD LOGIC;
           CLR : in STD LOGIC;
           00 : out STD LOGIC VECTOR (3 downto 0);
           O1 : out STD LOGIC VECTOR (3 downto 0);
           O2 : out STD LOGIC VECTOR (3 downto 0);
           O3 : out STD_LOGIC_VECTOR (3 downto 0);
           O4 : out STD_LOGIC_VECTOR (3 downto 0);
           O5 : out STD_LOGIC_VECTOR (3 downto 0);
           O6: out STD LOGIC VECTOR (3 downto 0);
           O7: out STD LOGIC VECTOR (3 downto 0));
end component;
component MUX 2 to 1 4bit is
    Port ( IO : in STD LOGIC VECTOR (3 downto 0);
           I1 : in STD LOGIC VECTOR (3 downto 0);
           O : out STD LOGIC VECTOR (3 downto 0);
           S : in STD LOGIC);
end component;
component MUX 8 to 1 4bit is
    Port ( I1 : in STD LOGIC VECTOR (3 downto 0);
           12 : in STD LOGIC VECTOR (3 downto 0);
           13 : in STD LOGIC VECTOR (3 downto 0);
           14 : in STD_LOGIC_VECTOR (3 downto 0);
15 : in STD_LOGIC_VECTOR (3 downto 0);
           16 : in STD LOGIC VECTOR (3 downto 0);
           17 : in STD LOGIC VECTOR (3 downto 0);
           18 : in STD LOGIC VECTOR (3 downto 0);
           S : in STD LOGIC VECTOR (2 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
end component;
```

```
component MUX_2_to_1_3bit is
    Port ( I1 : in STD LOGIC VECTOR (2 downto 0);
           12 : in STD_LOGIC VECTOR (2 downto 0);
           O : out STD LOGIC VECTOR (2 downto 0);
           S : in STD LOGIC);
end component;
component PC 3 is
    Port ( D : in STD LOGIC VECTOR (2 downto 0);
           CLR : in STD LOGIC;
           CLK : in STD LOGIC;
           Q : out STD LOGIC VECTOR (2 downto 0));
end component;
component RCA 3 is
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
        B : in STD LOGIC VECTOR (2 downto 0);
        S : out STD LOGIC VECTOR (2 downto 0);
        C out : out STD LOGIC);
end component;
component Slow CLK is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end component;
component LUT 16 7 is
    Port (address: in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end component;
signal PC Current Address, PC Next Address, Jump Address, Adder Address
: std logic vector(2 downto 0);
signal Instrction: std logic vector(11 downto 0);
signal Immediate Val, Result Val , Data Val : std logic vector(3 downto
0);
signal Reg En, Reg Sel 1, Reg Sel 2: std logic vector(2 downto 0);
signal Load Sel, Add Sub Sel : std logic;
signal Zero : std logic;
signal REG 0, REG 1, REG 2, REG 3, REG 4, REG 5, REG 6, REG 7:
std logic vector(3 downto 0);
signal MUX_REG_0, MUX_REG_1 : std_logic_vector(3 downto 0);
signal clock : std logic;
signal Jump Flag : std logic;
signal PC OVF : std logic;
begin
Slow CLK 0 : Slow CLK
```

```
Port map (
        Clk in => CLK,
        Clk out => clock
   );
PC 3 0 : PC 3
port map (
    D => PC Next Address,
    CLR => RES,
    CLK => clock,
    Q => PC Current Address
);
 MUX_2_to_1_3bit_0 : MUX_2_to_1_3bit
    Port map( I1 => Adder Address,
           12 => Jump Address,
           O => PC Next Address,
           S => Jump Flag
    );
RCA_3_0 : RCA_3
    Port map ( A => PC Current Address,
       B => "001",
        S => Adder Address,
        C out => \overline{PC} OVF
    );
ROM_8_12_0 : ROM_8_12
    Port map ( M => PC Current Address,
          I => Instrction
    );
Instruction Decoder 0 : Instruction Decoder
    Port map ( Instruct Bus => Instrction,
           Jump Check Zero => Zero,
           Reg EN => Reg En,
           Reg Sel 1 => Reg Sel 1,
           Reg Sel 2 => Reg Sel 2 ,
           Load Sel => Load_Sel,
           Add Sub Sel => Add Sub Sel,
           Immediate Val =>Immediate Val ,
           Jump Flag => Jump Flag,
           Jump_Addr => Jump_Address);
MUX_2_to_1_4bit_0 : MUX_2_to_1_4bit
    Port map( IO => Result Val,
          I1 => Immediate Val,
           O => Data Val,
           S => Load Sel);
```

```
Reg Bank 0 : Reg Bank
     Port map ( D => Data Val,
               EN => Reg En,
               CLK => clock,
               CLR => RES,
               00 \Rightarrow REG 0,
               O1 \Rightarrow REG 1,
               02 \Rightarrow REG^{-}2,
               O3 => REG 3,
               O4 \Rightarrow REG 4,
               O5 => REG^{-}5,
               06 \Rightarrow REG 6,
               07 \Rightarrow REG 7
               );
MUX_8_to_1_4bit_0 : MUX_8_to_1_4bit
     Port map (\overline{11} => \overline{REG} \overline{0},
               I2 \Rightarrow REG 1,
               I3 => REG^{2}
               I4 \Rightarrow REG 3,
               I5 => REG^{-}4,
               I6 \Rightarrow REG_{5}
               I7 \Rightarrow REG 6,
               I8 \Rightarrow REG 7,
               S \Rightarrow Reg Sel 1,
               Y => MUX REG 0 );
MUX_8_to_1_4bit_1 : MUX_8_to_1_4bit
     Port map (\overline{1}1 \Rightarrow REG \overline{0},
               I2 \Rightarrow REG 1,
               I3 => REG^{-}2,
               I4 \Rightarrow REG 3,
               I5 \Rightarrow REG 4,
               16 \Rightarrow REG 5,
               I7 => REG 6,
               I8 \Rightarrow REG_7,
               S \Rightarrow \text{Reg Sel } 2,
               Y => MUX REG 1);
RCAS 4 0 : RCAS 4
    Port map ( A => MUX REG 1,
              B \Rightarrow MUX REG 0,
             ADD SUB SELECT => Add Sub Sel,
              S = \overline{\phantom{a}} Result Val,
              OVERFLOW => OVF,
              ZERO => Zero);
LUT_16_7_0 : LUT_16_7
     Port map(address => Reg 7,
              data => OSD);
0<=reg 7;</pre>
<=Zero;
```

end Behavioral;

14.3-bit Program Counter

```
______
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 12:14:12 PM
-- Design Name:
-- Module Name: PC 3 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM. Vcomponents. ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity PC 3 is
   Port ( D : in STD_LOGIC_VECTOR (2 downto 0);
         CLR : in STD_LOGIC;
         CLK : in STD_LOGIC;
          Q : out STD LOGIC VECTOR (2 downto 0));
end PC 3;
architecture Behavioral of PC 3 is
 component D FF
   port (
      D : in STD LOGIC;
      Clk : in STD LOGIC;
      Clr : in STD LOGIC;
      En : in STD LOGIC;
       Q : out STD LOGIC);
   end component;
```

```
signal D IN : std logic vector(2 downto 0);
begin
    D FFO : D FF
    port map (
        D => D(0),
        En => '1',
        Clk => CLK,
        Clr => CLR,
        Q => Q(0);
    D_FF1 : D_FF
    port map (
        D \Rightarrow D(1)
        En => '1',
        Clk => CLK,
        Clr => CLR,
        Q \Rightarrow Q(1);
    D FF2 : D FF
    port map (
        D \Rightarrow D(2),
        En => '1',
        Clk => CLK,
        Clr => CLR,
        Q => Q(2));
```

end Behavioral;

15.3-bit Ripple Carry Adder

```
_____
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 11:52:57 AM
-- Design Name:
-- Module Name: RCA 3 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity RCA 3 is
   Port ( A : in STD LOGIC VECTOR (2 downto 0);
       B : in STD LOGIC VECTOR (2 downto 0);
       S : out STD LOGIC_VECTOR (2 downto 0);
       C out : out STD LOGIC);
end RCA 3;
architecture Behavioral of RCA 3 is
   component FA
   port (
       A: in std logic;
       B: in std logic;
       C in: in std_logic;
       S: out std logic;
       C out: out std logic);
   end component;
   component HA
   port(
      A : in STD LOGIC;
```

```
B : in STD LOGIC;
         S : out STD LOGIC;
         C : out STD_LOGIC);
    end component;
     SIGNAL HAO_C, FA1_C : std_logic;
begin
    HA 0 : HA
        port map (
             A \Rightarrow A(0)
              B \Rightarrow B(0),
              S \Rightarrow S(0),
              C \Rightarrow HA0_C);
    FA_1 : FA
         port map (
              A \Rightarrow A(1),
              B => B(1),
              C in => HA0 C,
              S \Rightarrow S(1),
              C_Out => FA1_C);
    FA 2 : FA
         port map (
              A \Rightarrow A(2),
              B => B(2),
              C in => FA1 C,
              S \Rightarrow S(2),
              C_Out => C_out);
end Behavioral;
```

16.4-bit Adder Subtractor

```
_____
-- Company: UOM
-- Engineer: Gamage M.S
-- Create Date: 03/14/2023 03:52:53 PM
-- Design Name:
-- Module Name: RCA 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity RCAS 4 is
   Port ( A
                       : in STD LOGIC VECTOR (3 DOWNTO 0);
                       : in STD LOGIC VECTOR (3 DOWNTO 0);
          ADD SUB SELECT : in STD LOGIC; --ADD :0 , SUBTRACT :1
                 : out STD_LOGIC_VECTOR (3 DOWNTO 0);
          OVERFLOW : out STD_LOGIC;
          ZERO
                       : out STD LOGIC);
end RCAS 4;
architecture Behavioral of RCAS 4 is
   component FA
    port (
        A : in std_logic;
B : in std_logic;
        C IN : in std logic;
        S : out std logic;
        C OUT : out std logic);
    end component;
```

```
SIGNAL FAO C, FA1 C, FA2 C , FA3 C : std logic;
    SIGNAL B 1, RESULT : STD LOGIC VECTOR (3 DOWNTO 0);
begin
    FA 0 : FA
        port map (
             A \Rightarrow A(0)
             B => B 1(0),
             C IN = \overline{\phantom{A}} ADD SUB SELECT,
             S \Rightarrow RESULT(0)
             C OUT => FAO C);
    FA 1 : FA
         port map (
             A => A(1),
             B => B_1(1),
             C IN = \overline{>} FA0 C,
             S => RESULT(1),
             C OUT => FA1 C);
    FA 2 : FA
         port map (
             A => A(2),
             B => B 1(2),
             C IN = \overline{>} FA1 C,
             S \Rightarrow RESULT(2),
             C OUT => FA2 C);
    FA 3 : FA
         port map (
             A => A(3),
             B => B 1(3),
             C_{IN} => FA2_C,
             S = \times RESULT(3),
             C_OUT => FA3_C);
    B 1(0) \le ADD SUB SELECT XOR B(0);
    B 1(1) <= ADD SUB SELECT XOR B(1);
    B 1(2) <= ADD SUB SELECT XOR B(2);
    B 1(3) <= ADD SUB SELECT XOR B(3);
    S <= RESULT;
    ZERO <= NOT ( RESULT(0) OR RESULT(1) OR RESULT(2) OR RESULT(3) );
    OVERFLOW <= FA2 C XOR FA3 C;
```

end Behavioral;

17.4-bit Register

```
-----
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 04/21/2023 06:47:19 PM
-- Design Name:
-- Module Name: Reg 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM. Vcomponents. ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Reg 4 is
   Port ( D : in STD LOGIC VECTOR (3 downto 0);
          EN : in STD_LOGIC;
          CLR : in STD LOGIC;
          CLK : in STD LOGIC;
          Q : out STD LOGIC VECTOR (3 downto 0));
end Reg 4;
architecture Behavioral of Reg 4 is
 component D FF
   port (
       D : in STD LOGIC;
       Clk: in STD LOGIC;
       Clr : in STD LOGIC;
       En : in STD LOGIC;
       Q : out STD LOGIC);
```

```
end component;
signal D_IN : std_logic_vector(3 downto 0);
signal EN_CLOCK : std_logic;
begin
    D FFO : D FF
    port map (
        D \Rightarrow D(0)
        En => EN,
        Clr => CLR,
        Clk => CLK,
        Q => Q(0);
    D FF1 : D FF
    port map (
        D \Rightarrow D(1),
        En => EN,
        Clr => CLR,
        Clk => CLK,
        Q => Q(1));
    D FF2 : D FF
    port map (
        D \Rightarrow D(2)
        En => EN,
        Clr => CLR,
        Clk => CLK,
        Q => Q(2));
    D FF3 : D FF
    port map (
        D \Rightarrow D(3),
        En => EN,
        Clr => CLR,
        Clk => CLK,
        Q => Q(3));
```

end Behavioral;

18. Register Bank

```
-----
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/23/2023 11:33:03 AM
-- Design Name:
-- Module Name: Reg Bank - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Reg Bank is
   Port ( D : in STD LOGIC VECTOR (3 downto 0);
          EN : in STD LOGIC VECTOR (2 downto 0);
          CLK : in STD LOGIC;
          CLR : in STD LOGIC;
          00 : out STD LOGIC VECTOR (3 downto 0);
          O1 : out STD LOGIC VECTOR (3 downto 0);
```

```
O2 : out STD LOGIC VECTOR (3 downto 0);
           O3 : out STD_LOGIC_VECTOR (3 downto 0);
           O4 : out STD LOGIC VECTOR (3 downto 0);
           O5 : out STD LOGIC VECTOR (3 downto 0);
           O6 : out STD LOGIC VECTOR (3 downto 0);
           O7 : out STD LOGIC VECTOR (3 downto 0));
end Reg Bank;
architecture Behavioral of Reg Bank is
    component Reg 4
    port (
        D : in STD_LOGIC_VECTOR (3 downto 0);
        EN : in STD LOGIC;
        CLR : in STD_LOGIC;
        CLK : in STD LOGIC;
        Q : out STD LOGIC VECTOR (3 downto 0));
    end component;
    component Decoder 3 to 8
    port (
        I : in STD LOGIC VECTOR (2 downto 0);
        Y : out STD LOGIC VECTOR (7 downto 0));
    end component;
signal DecodedEN : std logic vector (7 downto 0);
begin
    Decoder 3 to 8 1 : Decoder 3 to 8
   port map(
       I => EN,
       Y => DecodedEN
   );
    Reg 4 0 : Reg 4
    port map(
       D => D
       EN \Rightarrow DecodedEN(0),
       CLR => CLR,
       CLK => CLK
        --Q => 00 -- Set R0 to zero
```

```
);
Reg_4_1 : Reg_4
    port map(
        D \Rightarrow D
         EN => DecodedEN(1),
         CLR => CLR,
         CLK => CLK,
         Q => 01
    ) ;
Reg 4 2 : Reg 4
    port map(
         D => D,
         EN => DecodedEN(2),
         CLR => CLR,
         CLK => CLK,
         Q => 02
    );
Reg_4_3 : Reg_4
port map(
    D \Rightarrow D
    EN \Rightarrow DecodedEN(3),
    CLR => CLR,
    CLK => CLK,
    Q => 03
) ;
Reg_4_4 : Reg_4
port map(
    D \Rightarrow D
    EN => DecodedEN(4),
    CLR => CLR,
    CLK => CLK,
    Q => 04
);
Reg_4_5 : Reg_4
port map(
    D \Rightarrow D
    EN \Rightarrow DecodedEN(5),
    CLR => CLR,
    CLK => CLK,
```

```
Q => 05
    ) ;
    Reg_4_6 : Reg_4
    port map(
       D => D
       EN \Rightarrow DecodedEN(6),
       CLR => CLR,
       CLK => CLK,
       Q => 06
    );
    Reg_4_7 : Reg_4
    port map(
       D \Rightarrow D
       EN \Rightarrow DecodedEN(7),
       CLR => CLR,
       CLK => CLK,
       Q => 07
   ) ;
00<="0000";
end Behavioral;
```

19.8-to-12 ROM

```
______
_____
-- Company: UOM
-- Engineer: Gamage M.S
-- Create Date: 05/19/2023 06:42:40 PM
-- Design Name:
-- Module Name: ROM 8 12 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity ROM 8 12 is
   Port ( M : in STD LOGIC VECTOR (2 downto 0);
         I : out STD LOGIC VECTOR (11 downto 0));
end ROM_8 12;
architecture Behavioral of ROM 8 12 is
type rom type is array (0 to 7) of std logic vector(11 downto 0);
   signal ROM 12 : rom type :=("100010000011",--0rom address 000
                             "100100000001", --1rom address 001
                             "010100000000",--2rom address 010
                             "001110010000", -- 3rom address 011
                             "000010100000",--4rom address 100
                             "110010000111", --5rom address 101
                             "110000000011", -- 6rom address 110
                             "110000000111" --7rom address 111
                             );
I <= ROM 12(to integer(unsigned(M)));</pre>
```

end Behavioral;

20. Slow Clock

```
_____
-- Company: UOM
-- Engineer: Gamage M.S
-- Create Date: 05/31/2023 02:22:37 PM
-- Design Name:
-- Module Name: Slow CLK - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Slow CLK is
   Port ( Clk in : in STD LOGIC;
          Clk out : out STD LOGIC);
end Slow CLK;
architecture Behavioral of Slow CLK is
signal count : integer := 1;
signal clk status: std logic :='0';
begin
--For 100 MHz input clock this g nerates 1 Hz clock
   process (Clk in) begin
       if (rising edge(Clk in)) then
           count <= count + 1;</pre>
                                           --Increment: counter
                                          --Count 50M pluses (1/2 of
           if(count = 50000000) then
period)
               clk status <= not clk status; -- Inve-rt clock status</pre>
```

Test Bench Codes

1. D Flip-flop

```
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/23/2023 06:31:00 AM
-- Design Name:
-- Module Name: TB D FF - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB D FF is
-- Port ();
end TB D FF;
architecture Behavioral of TB D FF is
component D FF
   Port (\overline{D}: in STD LOGIC;
          Clk : in STD LOGIC;
          Clr : in STD LOGIC;
          En : in STD LOGIC;
          Q : out STD LOGIC);
end component;
signal D, Clr, En: STD LOGIC;
signal Q: STD LOGIC;
signal Clk:STD_LOGIC:='0';
```

```
begin
UUT: D FF PORT MAP(
  D = D
  Clr => Clr,
  Clk => Clk,
  En => En,
   Q => Q
);
process
begin
wait for 50 ns;
Clk <= not Clk;
end process;
process
begin
   En <= '1';
   D <= '0';
   Clr <= '0';
   wait for 50ns;
   D <= '0';
    Clr <= '0';
    wait for 50ns;
    D <= '0';
    Clr <= '1';
    wait for 50ns;
    D <= '0';
    Clr <= '1';
    wait for 50ns;
    D <= '1';
    Clr <= '0';
    wait for 50ns;
    D <= '1';
    Clr <= '0';
    wait for 50ns;
    D <= '1';
    Clr <= '1';
    wait for 50ns;
    D <= '1';
    Clr <= '1';
    wait for 50ns;
```

```
D <= '0';
Clr <= '0';
wait;
end process;
end Behavioral;</pre>
```

2. 3 to 8 Decoder

```
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 03/23/2023 07:24:47 AM
-- Design Name:
-- Module Name: TB Decoder 3 to 8 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Decoder 3 to 8 is
-- Port ();
end TB Decoder 3 to 8;
architecture Behavioral of TB Decoder 3 to 8 is
COMPONENT Decoder 3 to 8
   PORT(I: IN STD LOGIC VECTOR(2 downto 0);
    Y: OUT STD LOGIC VECTOR(7 downto 0));
END COMPONENT;
signal I: STD LOGIC VECTOR(2 downto 0);
signal Y: STD LOGIC VECTOR(7 downto 0);
UUT: Decoder_3_to_8 PORT MAP(
   I \Rightarrow I
   Y => Y
);
```

```
process
begin
    I(0) <= '0';
    I(1) <= '0';
    I(2) <= '0';
    wait for 60 ns;
    I(0) <= '1';
    I(1) <= '0';
    I(2) <= '0';
    wait for 60 ns;
    I(0) <= '0';
    I(1) <= '1';
    I(2) <= '0';
    wait for 60 ns;
    I(0) <= '1';
    I(1) <= '1';
    I(2) <= '0';
    wait for 60 ns;
    I(0) <= '0';
    I(1) <= '0';
    I(2) <= '1';
    wait for 60 ns;
    I(0) <= '1';
    I(1) <= '0';
    I(2) <= '1';
    wait for 60 ns;
    I(0) <= '0';
    I(1) <= '1';
    I(2) <= '1';
    wait for 60 ns;
    I(0) <= '1';
    I(1) <= '1';
    I(2) <= '1';
    wait for 60 ns;
    wait;
end process;
end Behavioral;
```

3. 2 to 4 Decoder

```
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 03/23/2023 06:29:30 AM
-- Design Name:
-- Module Name: TB Decoder 2 to 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Decoder 2 to 4 is
-- Port ();
end TB Decoder 2 to 4;
architecture Behavioral of TB Decoder 2 to 4 is
COMPONENT Decoder 2 to 4
   PORT(I: IN STD LOGIC VECTOR (1 downto 0);
    EN: IN STD LOGIC;
    Y: OUT STD LOGIC VECTOR (3 downto 0)
    );
END COMPONENT;
signal I : STD LOGIC VECTOR (1 downto 0);
signal Y: STD LOGIC VECTOR (3 downto 0);
signal EN : STD LOGIC;
begin
```

```
UUT: Decoder 2 to 4 PORT MAP(
   I \Rightarrow I
   EN => EN,
   Y => Y
);
process
begin
   EN <= '1';
    I(0) <= '0';
    I(1) <= '0';
    wait for 100 ns;
    I(0) <= '1';
    I(1) <= '0';
    wait for 100 ns;
    I(0) <= '0';
    I(1) <= '1';
    wait for 100 ns;
    I(0) <= '1';
    I(1) <= '1';
    wait for 100 ns;
    EN <= '0';
    I(0) <= '0';
    I(1) <= '0';
    wait for 100 ns;
    I(0) <= '1';
    I(1) <= '0';
    wait for 100 ns;
    I(0) <= '0';
    I(1) <= '1';
    wait for 100 ns;
    I(0) <= '1';
    I(1) <= '1';
    wait for 100 ns;
    I(0) <= '0';
    I(1) <= '0';
    wait;
end process;
end Behavioral;
```

4. Full Adder

```
______
_____
-- Company:
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 10:47:33 AM
-- Design Name:
-- Module Name: TB FA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB FA is
-- Port ();
end TB FA;
architecture Behavioral of TB FA is
COMPONENT FA
   PORT(A, B, C_in: IN STD_LOGIC;
    S, C out: OUT STD LOGIC);
END COMPONENT;
SIGNAL A, B, C in: std logic;
SIGNAL S, C out: std logic;
begin
UUT: FA PORT MAP (
   A => A
   B \Rightarrow B_{\prime}
   C in => C in,
   S => S,
   C \text{ out } => C \text{ out}
```

```
process
begin
    A <= '0';
    B <= '0';
    C in <= '0';</pre>
    wait for 125 ns;
    A <= '0';
    B <= '0';
    C in <= '1';
    wait for 125 ns;
    A <= '0';
    B <= '1';
    C_in <= '0';</pre>
    wait for 125 ns;
    A <= '0';
    B <= '1';
    C_in <= '1';
wait for 125 ns;</pre>
    A <= '1';
    B <= '0';
    C in <= '0';</pre>
    wait for 125 ns;
    A <= '1';
    B <= '0';
    C in <= '1';</pre>
    wait for 125 ns;
    A <= '1';
    B <= '1';
    C_in <= '0';</pre>
    wait for 125 ns;
    A <= '1';
    B <= '1';
    C_in <= '1';</pre>
    wait;
end process;
end Behavioral;
```

);

5. Half Adder

```
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 10:41:36 AM
-- Design Name:
-- Module Name: TB HA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB HA is
-- Port ();
end TB HA;
architecture Behavioral of TB HA is
COMPONENT HA
   PORT(A, B: IN STD LOGIC;
    S, C: OUT STD LOGIC);
END COMPONENT;
SIGNAL A, B: std logic;
SIGNAL S, C: std logic;
begin
UUT: HA PORT MAP (
   A => A
   B \Rightarrow B
   S => S
```

```
C => C
) ;
process
begin
  A <= '0';
  B <= '0';
   wait for 250 ns;
   A <= '0';
   B <= '1';
   wait for 250 ns;
   A <= '1';
   B <= '0';
   wait for 250 ns;
   A <= '1';
   B <= '1';
   wait;
   end process;
end Behavioral;
```

6. Instruction Decoder

```
_____
-- Company: UOM
-- Engineer: Gamage M S
-- Create Date: 05/29/2023 09:43:01 PM
-- Design Name:
-- Module Name: TB Instruction Decoder - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Instruction Decoder is
-- Port ();
end TB Instruction Decoder;
architecture Behavioral of TB Instruction Decoder is
component Instruction Decoder
   Port (Instruct Bus: in STD LOGIC VECTOR (11 downto 0);
          Jump Check Zero : in STD LOGIC;
          Reg EN: out STD LOGIC VECTOR (2 downto 0);
          Reg Sel 1 : out STD LOGIC VECTOR (2 downto 0);
          Reg Sel 2 : out STD LOGIC VECTOR (2 downto 0);
          Load Sel : out STD LOGIC;
          Add Sub Sel : out STD LOGIC;
          Immediate Val : out STD LOGIC VECTOR (3 downto 0);
          Jump Flag : out STD LOGIC;
          Jump Addr : out STD LOGIC VECTOR (2 downto 0));
end component;
```

```
signal Instruct Bus : STD LOGIC VECTOR (11 downto 0);
signal Jump Check Zero : STD LOGIC;
signal Reg_EN : STD_LOGIC_VECTOR (2 downto 0);
signal Reg_Sel_1 : STD_LOGIC_VECTOR (2 downto 0);
signal Reg Sel 2 : STD LOGIC VECTOR (2 downto 0);
signal Load Sel : STD LOGIC;
signal Add Sub Sel : STD LOGIC;
signal Immediate Val : STD LOGIC VECTOR (3 downto 0);
signal Jump Flag: STD LOGIC;
signal Jump Addr : STD_LOGIC_VECTOR (2 downto 0);
begin
UUT : Instruction Decoder
port map (
    Instruct Bus => Instruct Bus ,
    Jump Check Zero => Jump Check Zero,
   Reg EN => Reg EN,
   Reg Sel 1 => Reg Sel 1,
   Reg Sel 2 => Reg Sel 2,
   Load Sel => Load Sel,
    Add Sub Sel => Add Sub Sel,
    Immediate Val => Immediate Val,
    Jump Flag => Jump Flag,
    Jump Addr => Jump Addr
);
process begin
Jump Check Zero <= '0';</pre>
Instruct_Bus <= "100010000010";</pre>
wait for delay;
Instruct Bus <= "100100000001";</pre>
wait for delay;
Instruct Bus <= "010100000000";</pre>
wait for delay;
Instruct Bus <= "000010100000";</pre>
wait for delay;
Instruct Bus <= "110010000111";</pre>
wait for delay;
Jump Check Zero <= '1';</pre>
Instruct Bus <= "110000000011";</pre>
wait for delay;
wait;
end process;
end Behavioral:
```

7. Look-Up-Table for Seven Segment Display

```
_____
_____
-- Company: UOM
-- Engineer: Gamasge M S
-- Create Date: 05/02/2023 03:24:48 PM
-- Design Name:
-- Module Name: LUT Sim - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB LUT 16 7 is
-- Port ();
end TB LUT 16 7;
architecture Behavioral of TB LUT 16 7 is
component LUT_16_7
   port(
   address: in STD LOGIC VECTOR (3 downto 0);
   data : out STD LOGIC VECTOR (6 downto 0));
end component;
signal address: STD LOGIC VECTOR (3 downto 0);
signal data: STD LOGIC VECTOR (6 downto 0);
begin
UUT: LUT 16 7
   Port Map ( address => address,
         data => data);
process
   begin
```

```
address <= "0010";--2
      wait for 100ns;
       address <="0001";--1
      wait for 100ns;
      address <="0000";--0
      wait for 100ns;
      address <="0100";--4
      wait for 100ns;
      address <="1000";--8
      wait for 100ns;
      address <="0011";--3
      wait for 100ns;
      address <="0111";--7
      wait for 100ns;
      address <="0110";--6
      wait for 100ns;
      address <="1111";--F
      wait;
    end process;
end Behavioral;
```

8. 2-to-1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 08:52:22 PM
-- Design Name:
-- Module Name: TB MUX 2 to 1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB MUX 2 to 1 is
-- Port ();
end TB MUX 2 to 1;
architecture Behavioral of TB_MUX_2_to_1 is
component MUX_2_to_1
   port(
       I : in STD LOGIC VECTOR (1 downto 0);
       S : in STD LOGIC;
       Y: out STD LOGIC
   );
end component;
signal I: STD LOGIC VECTOR (1 downto 0);
signal S,Y: STD LOGIC;
begin
UUT : MUX 2 to 1
```

```
port map(
   I \Rightarrow I
    S => S
    Y => Y
);
process begin
    I <= "00";</pre>
    S <= '0';
    wait for 125ns;
    S <= '1';
    wait for 125ns;
    I <= "01";</pre>
    S <= '0';
    wait for 125ns;
    S <= '1';
    wait for 125ns;
    I <= "10";</pre>
    S <= '0';
    wait for 125ns;
    S <= '1';
    wait for 125ns;
    I <= "11";</pre>
    S <= '0';
    wait for 125ns;
    S <= '1';
    wait for 125ns;
    wait;
end process;
end Behavioral;
```

9. 3-bit 2-to-1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 09:43:17 PM
-- Design Name:
-- Module Name: TB MUX 2 to 1 3bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB MUX 2 to 1 3bit is
-- Port ();
end TB MUX 2 to 1 3bit;
architecture Behavioral of TB MUX 2 to 1 3bit is
component MUX_2_to_1_3bit
   port(I1 : in STD LOGIC VECTOR (2 downto 0);
         12 : in STD LOGIC VECTOR (2 downto 0);
         O : out STD LOGIC VECTOR (2 downto 0);
         S : in STD LOGIC);
end component;
signal I1, I2, O: STD LOGIC VECTOR (2 downto 0);
signal S : STD LOGIC;
begin
UUT : MUX_2_to_1_3bit
port map(
```

```
I1 => I1,
    I2 => I2,
    O => O,
    S => S
);

process begin

    I1 <= "010";
    I2 <= "111";

    S <= '0';
    wait for 500ns;

    S <= '1';
    wait for 500ns;

wait;

end process;
end Behavioral;</pre>
```

10.4-bit 2-to-1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 09:25:58 PM
-- Design Name:
-- Module Name: TB MUX 2 to 1 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB MUX 2 to 1 4bit is
-- Port ();
end TB MUX 2 to 1 4bit;
architecture Behavioral of TB MUX 2 to 1 4bit is
component MUX_2_to_1_4bit
   port (
       10 : in STD LOGIC VECTOR (3 downto 0);
       I1 : in STD LOGIC VECTOR (3 downto 0);
       O : out STD LOGIC VECTOR (3 downto 0);
       S : in STD LOGIC
   );
end component;
SIGNAL IO: STD LOGIC VECTOR (3 downto 0);
SIGNAL I1: STD LOGIC VECTOR (3 downto 0);
SIGNAL O: STD LOGIC VECTOR (3 downto 0);
SIGNAL S : STD LOGIC;
```

```
begin
UUT : MUX_2_to_1_4bit
port map(
IO => IO,
    I1 => I1,
   \bigcirc => \bigcirc,
    S => S
);
process begin
    IO <= "1010";
    I1 <= "1111";</pre>
    S <= '0';
    wait for 500ns;
    S <= '1';
    wait for 500ns;
    wait;
end process;
end Behavioral;
```

11.8 to 1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 09:55:19 PM
-- Design Name:
-- Module Name: TB MUX 8 to 1 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Mux 8 to 1 is
-- Port ();
end TB Mux 8 to 1;
architecture Behavioral of TB_Mux_8_to_1 is
COMPONENT Mux 8 to 1
   PORT(S: IN STD LOGIC VECTOR (2 downto 0);
    I: IN STD LOGIC VECTOR (7 downto 0);
    Y: OUT STD LOGIC);
END COMPONENT;
signal S: STD LOGIC VECTOR(2 downto 0);
signal I : STD LOGIC VECTOR(7 downto 0);
signal Y: STD LOGIC;
signal delay : time := 50ns;
begin
```

```
UUT: Mux 8 to 1 PORT MAP(
    S => S
    I \Rightarrow I
    Y => Y
);
process
begin
    I <= "0000001";</pre>
    S <= "000";
    wait for delay;
    I <= "111111110";</pre>
    S <= "000";
    wait for delay;
    I <= "00000010";</pre>
    S <= "001";
    wait for delay;
    I <= "111111101";</pre>
    S <= "001";
    wait for delay;
    I <= "00000100";</pre>
    s <= "010";
    wait for delay;
    I <= "11111011";</pre>
    S <= "010";
    wait for delay;
    I <= "00001000";</pre>
    S <= "011";
    wait for delay;
    I <= "11110111";</pre>
    S <= "011";
    wait for delay;
    I <= "00010000";</pre>
    S <= "100";
    wait for delay;
    I <= "11101111";</pre>
    s <= "100";
    wait for delay;
    I <= "00100000";</pre>
```

```
S <= "101";
    wait for delay;
    I <= "11011111";</pre>
    S <= "101";
    wait for delay;
    I <= "01000000";</pre>
    s <= "110";
    wait for delay;
    I <= "10111111";</pre>
    S <= "110";
    wait for delay;
    I <= "10000000";</pre>
    S <= "111";
    wait for delay;
    I <= "01111111";</pre>
    S <= "111";
    wait for delay;
    wait;
end process;
end Behavioral;
```

12.4-bit 8-to-1 Multiplexer

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 10:27:50 PM
-- Design Name:
-- Module Name: TB MUX 8 to 1 4bit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB MUX 8 to 1 4bit is
-- Port ();
end TB MUX 8 to 1 4bit;
architecture Behavioral of TB MUX 8 to 1 4bit is
component MUX_8_to_1_4bit
   port(
       I1 : in STD LOGIC VECTOR (3 downto 0);
       12 : in STD LOGIC VECTOR (3 downto 0);
       13 : in STD LOGIC VECTOR (3 downto 0);
       14 : in STD LOGIC VECTOR (3 downto 0);
       15 : in STD LOGIC VECTOR (3 downto 0);
       16 : in STD LOGIC VECTOR (3 downto 0);
       17 : in STD LOGIC VECTOR (3 downto 0);
       18 : in STD LOGIC VECTOR (3 downto 0);
       S: in STD LOGIC VECTOR (2 downto 0);
       Y: out STD LOGIC VECTOR (3 downto 0)
   );
end component;
```

```
signal I1 : STD_LOGIC_VECTOR (3 downto 0);
signal I2 : STD_LOGIC_VECTOR (3 downto 0);
signal I3: STD LOGIC VECTOR (3 downto 0);
signal I4: STD LOGIC VECTOR (3 downto 0);
signal I5 : STD LOGIC VECTOR (3 downto 0);
signal I6: STD LOGIC VECTOR (3 downto 0);
signal I7 : STD_LOGIC_VECTOR (3 downto 0);
signal I8 : STD_LOGIC_VECTOR (3 downto 0);
signal S : STD_LOGIC_VECTOR (2 downto 0);
signal Y : STD LOGIC VECTOR (3 downto 0);
begin
UUT : MUX_8_to_1_4bit
port map(
    I1 => I1,
    I2 => I2,
    I3 => I3,
    I4 \Rightarrow I4
    I5 => I5,
    I6 => I6,
    I7 \Rightarrow I7
    I8 => I8,
    S \Rightarrow S
    Y => Y
);
process begin
    I1 <= "0001";</pre>
    12 <= "0010";</pre>
    I3 <= "0011";</pre>
    I4 <= "0100";
    I5 <= "0101";
    16 <= "0110";</pre>
    I7 <= "0111";
    I8 <= "1000";
    S <= "000";
    wait for 125 ns;
    S <= "001";
    wait for 125 ns;
    S <= "010";
    wait for 125 ns;
    S <= "011";
    wait for 125 ns;
    S <= "100";
    wait for 125 ns;
```

```
S <= "101";
wait for 125 ns;

S <= "110";
wait for 125 ns;

S <= "111";
wait for 125 ns;

wait;
end process;
end Behavioral;</pre>
```

13. Nano Processor

```
_____
-- Company: UOM
-- Engineer: Gamage M S
-- Create Date: 05/31/2023 07:42:11 PM
-- Design Name:
-- Module Name: TB Nano Processor 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Nano Processor 4 is
-- Port ();
end TB Nano Processor 4;
architecture Behavioral of TB Nano Processor 4 is
component Nano Processor 4bit is
   Port ( RES : in STD_LOGIC;
          CLK : in STD LOGIC;
          O : out STD LOGIC VECTOR (3 downto 0);
          OVF : out STD LOGIC;
          OSD : out STD LOGIC VECTOR (6 downto 0);
          Z : out STD LOGIC);
end component;
signal OVF, Z : STD LOGIC;
signal O: STD LOGIC VECTOR (3 downto 0);
signal OSD : STD LOGIC VECTOR (6 downto 0);
signal CLK: std_logic :='0';
signal RES: std logic :='1';
```

```
begin
UUT : Nano_Processor_4bit
  Port map ( RES => RES,
           CLK => CLK,
           \circ => \circ,
           OVF => OVF,
           OSD =>OSD,
            Z \Rightarrow Z);
process
begin
    RES <= '0';
    CLK <= not clk;
   wait for 2ns;
end process;
process
begin
   wait for 2ns;
   RES <= '0';
end process;
end Behavioral;
```

14.3-bit Program Counter

```
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 05:05:44 PM
-- Design Name:
-- Module Name: TB PC 3 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB PC 3 is
-- Port ();
end TB PC 3;
architecture Behavioral of TB PC 3 is
component PC 3
   Port (D: in STD LOGIC VECTOR (2 downto 0);
         CLR: in STD LOGIC;
          CLK : in STD LOGIC;
          Q : out STD LOGIC VECTOR (2 downto 0));
end component;
signal D : STD LOGIC VECTOR (2 downto 0);
signal CLR : STD LOGIC;
signal CLK : STD LOGIC:='0';
signal Q : STD LOGIC VECTOR (2 downto 0);
signal clock delay : time := 50ns;
```

```
begin
UUT: PC 3
port map (
   D => D,
   CLR => CLR,
   CLK => CLK,
   Q => Q
);
process
   begin
   wait for 25 ns;
   CLK <= not CLK;
   end process;
    process begin
        -- our indexes are 210176F and 210483T
    -- In this test bench we are storing each digits of 21, 176, and
483
       CLR <= '0';
       D <= "010";
       wait for clock delay;
       D <= "001";
       wait for clock delay;
       D <= "111";
       wait for clock_delay;
       D <= "110";
       wait for clock delay;
       D <= "100";
       wait for clock delay;
       D <= "111";
       wait for clock_delay;
       CLR<='1';
       wait for clock delay;
       wait;
end process;
end Behavioral:
```

15.3-bit Ripple Carry Adder

```
______
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 05/28/2023 10:53:06 AM
-- Design Name:
-- Module Name: TB RAC 3 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB RCA 3 is
-- Port ( );
end TB RCA 3;
architecture Behavioral of TB RCA 3 is
COMPONENT RCA_3
   PORT(A, B : IN STD_LOGIC_VECTOR (2 downto 0);
    C out : OUT STD LOGIC;
    S : OUT STD LOGIC VECTOR (2 downto 0));
END COMPONENT;
signal A, B, S : std logic vector (2 downto 0);
signal C out: std logic;
UUT: RCA 3 PORT MAP(
   A => A_{\prime}
   B \Rightarrow B_{\prime}
   S => S
   C \text{ out } => C \text{ out}
```

```
) ;
process
begin
   A <= "000";
   B <= "001";
    wait for 125 ns;
    A <= "001";
    wait for 125 ns;
    A <= "010";
    wait for 125 ns;
    A <= "011";
    wait for 125 ns;
    A <= "100";
    wait for 125 ns;
    A <= "101";
    wait for 125 ns;
    A <= "110";
    wait for 125 ns;
    A <= "111";
    wait;
end process;
end Behavioral;
```

16.4-bit Adder Subtractor

```
_____
-- Company: UOM
-- Engineer: MALINDU GAMAGE
-- Create Date: 05/28/2023 08:18:31 PM
-- Design Name:
-- Module Name: TB RCAS 4 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB RCAS 4 is
 --Port ();
end TB RCAS 4;
architecture Behavioral of TB RCAS 4 is
   COMPONENT RCAS 4
       Port ( A
                            : in STD LOGIC VECTOR (3 DOWNTO 0);
                            : in STD LOGIC VECTOR (3 DOWNTO 0);
              ADD SUB SELECT : in STD LOGIC;
              S : out STD_LOGIC_VECTOR (3 DOWNTO 0);
OVERFLOW : out STD_LOGIC;
ZERO : out STD_LOGIC);
   END COMPONENT;
    SIGNAL A, B, S : STD LOGIC VECTOR (3 DOWNTO 0);
    SIGNAL ADD SUB SELECT, OVERFLOW, ZERO : STD LOGIC;
begin
UUT: RCAS 4
```

```
=> A,
=> B,
Port Map ( A
          ADD_SUB_SELECT => ADD_SUB_SELECT,
          S => S, OVERFLOW,
          OVERFLOW
          ZERO
                        => ZERO);
PROCESS
   BEGIN
       ADD SUB SELECT <= '0';
       A <="0000";
       B <="0000";
       WAIT FOR 100NS;
       A <="0001";
       B <="0000";
       WAIT FOR 100NS;
       A <="0010";
       B <="0010";
       WAIT FOR 100NS;
       A <="0111";
       B <="1111";
       WAIT FOR 100NS;
       A <="0011";
       B <="0001";
       WAIT FOR 100NS;
       ADD SUB SELECT <='1';
       A <="1111";
       B <="0000";
       WAIT FOR 100NS;
       A <="1000";
       B <="0001";
       WAIT FOR 100NS;
       A <="1111";
       B <="1111";
       WAIT FOR 100NS;
       A <="0001";
       B <="0100";
       WAIT FOR 100NS;
       A <="0000";
       B <="0000";
       WAIT FOR 100NS;
```

END PROCESS;

end Behavioral;

17.4-bit Register

```
-----
_____
-- Company: UOM
-- Engineer: Prabashwara D G H
-- Create Date: 04/21/2023 09:13:04 PM
-- Design Name:
-- Module Name: TB_Reg - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Reg is
-- Port ();
end TB Reg;
architecture Behavioral of TB Reg is
component Reg 4
   Port (D: in STD LOGIC VECTOR (3 downto 0);
          EN : in STD LOGIC;
          CLR: in STD LOGIC;
         CLK : in STD LOGIC;
          Q : out STD LOGIC VECTOR (3 downto 0));
end component;
signal D : STD LOGIC VECTOR (3 downto 0);
signal EN : STD LOGIC;
signal CLR : STD LOGIC;
signal CLK : STD LOGIC;
signal Q : STD LOGIC VECTOR (3 downto 0);
```

```
signal clock delay : time := 7ns;
begin
UUT: Reg 4
port map(
   D \Rightarrow D_{\prime}
   EN => EN
   CLR => CLR,
   CLK => CLK,
    Q => Q
);
process begin
    EN <= '0';
    CLK <= '0';
    CLR <= '0';
    D <= "0000";
   CLK <= '1';
    EN <= '0';
    wait for clock_delay;
    CLK <= '0';
    wait for clock delay;
    CLK <= '1';
    EN <= '1';
    wait for clock_delay;
    CLK <= '0';
    wait for clock_delay;
    D <= "0001";
    CLK <= '1';
    EN <= '0';
    wait for clock delay;
    CLK <= '0';
    wait for clock_delay;
    CLK <= '1';
    EN <= '1';
    wait for clock delay;
    CLK <= '0';
    wait for clock delay;
    D <= "0010";
    CLK <= '1';
    EN <= '0';
    wait for clock delay;
    CLK <= '0';
    wait for clock delay;
```

```
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "0011";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock_delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "0100";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "0101";
CLK <= '1';
EN <= '0';
wait for clock_delay;
CLK <= '0';
wait for clock_delay;
CLK <= '1';
EN <= '1';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
D <= "0110";
CLK <= '1';
EN <= '0';
wait for clock delay;
```

```
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "0111";
CLK <= '1';
EN <= '0';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "1000";
CLK <= '1';
EN <= '0';
wait for clock_delay;
CLK <= '0';
wait for clock_delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "1001";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
D <= "1010";
```

```
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "1011";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "1100";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock_delay;
CLK <= '1';
EN <= '1';
wait for clock_delay;
CLK <= '0';
wait for clock_delay;
D <= "1101";
CLK <= '1';
EN <= '0';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
```

```
D <= "1110";
 CLK <= '1';
 EN <= '0';
 wait for clock delay;
 CLK <= '0';
 wait for clock delay;
 CLK <= '1';
 EN <= '1';
 wait for clock delay;
 CLK <= '0';
 wait for clock_delay;
 D <= "1111";
 CLK <= '1';
 EN <= '0';
 wait for clock delay;
 CLK <= '0';
 wait for clock delay;
 CLK <= '1';
 EN <= '1';
 wait for clock delay;
 CLK <= '0';
 wait for clock delay;
_____
   EN <= '0';
   CLK <= '0';
   CLR <= '1';
   D <= "0000";
   CLK <= '1';
   EN <= '0';
   wait for clock_delay;
   CLK <= '0';
   wait for clock delay;
   CLK <= '1';
   EN <= '1';
   wait for clock delay;
   CLK <= '0';
   wait for clock_delay;
   D <= "0001";
   CLK <= '1';
   EN <= '0';
   wait for clock delay;
   CLK <= '0';
```

```
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "0010";
CLK <= '1';
EN <= '0';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "0011";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock_delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "0100";
CLK <= '1';
EN <= '0';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "0101";
CLK <= '1';
```

```
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
D <= "0110";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
D <= "0111";
CLK <= '1';
EN <= '0';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
D <= "1000";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock_delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock delay;
```

```
D <= "1001";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock_delay;
D <= "1010";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
wait for clock_delay;
D <= "1011";
CLK <= '1';
EN <= '0';
wait for clock delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
D <= "1100";
CLK <= '1';
EN <= '0';
wait for clock_delay;
CLK <= '0';
wait for clock delay;
CLK <= '1';
EN <= '1';
wait for clock delay;
CLK <= '0';
```

```
wait for clock delay;
   D <= "1101";
   CLK <= '1';
   EN <= '0';
   wait for clock_delay;
   CLK <= '0';
   wait for clock delay;
   CLK <= '1';
   EN <= '1';
   wait for clock_delay;
   CLK <= '0';
   wait for clock delay;
   D <= "1110";
   CLK <= '1';
   EN <= '0';
   wait for clock_delay;
   CLK <= '0';
   wait for clock delay;
   CLK <= '1';
   EN <= '1';
   wait for clock delay;
   CLK <= '0';
   wait for clock_delay;
   D <= "1111";
   CLK <= '1';
   EN <= '0';
   wait for clock delay;
   CLK <= '0';
   wait for clock delay;
   CLK <= '1';
   EN <= '1';
   wait for clock_delay;
   CLK <= '0';
   wait for clock delay;
_____
 D <= "0000";
 CLK <= '1';
 EN <= '1';
 wait for clock delay;
 CLK <= '0';
```

```
wait for clock_delay;

wait;
end process;
end Behavioral;
```

18. Register Bank

```
-----
_____
-- Company: UOM
-- Engineers: Prabashwara D G H & Gamage M S
-- Create Date: 05/23/2023 12:10:17 PM
-- Design Name:
-- Module Name: TB_Reg_Bank - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Reg Bank is
-- Port ();
end TB Reg Bank;
architecture Behavioral of TB Reg Bank is
   component Reg Bank
   Port (
       D: in STD LOGIC VECTOR (3 downto 0);
       EN : in STD LOGIC VECTOR (2 downto 0);
       CLK : in STD LOGIC:='1';
       CLR : in STD LOGIC;
       00 : out STD LOGIC VECTOR (3 downto 0);
       O1 : out STD LOGIC VECTOR (3 downto 0);
       O2 : out STD LOGIC VECTOR (3 downto 0);
       O3: out STD LOGIC VECTOR (3 downto 0);
       O4: out STD LOGIC VECTOR (3 downto 0);
       O5 : out STD_LOGIC_VECTOR (3 downto 0);
O6 : out STD_LOGIC_VECTOR (3 downto 0);
       O7 : out STD LOGIC VECTOR (3 downto 0)
```

```
);
    end component;
   signal D : STD LOGIC VECTOR (3 downto 0);
   signal EN: STD LOGIC VECTOR (2 downto 0);
    signal CLK : STD LOGIC:='1';
   signal CLR : STD LOGIC;
   signal 00 : STD LOGIC VECTOR (3 downto 0);
   signal O1: STD LOGIC VECTOR (3 downto 0);
   signal O2: STD_LOGIC_VECTOR (3 downto 0);
   signal O3 : STD_LOGIC_VECTOR (3 downto 0);
   signal O4: STD LOGIC VECTOR (3 downto 0);
   signal O5: STD LOGIC VECTOR (3 downto 0);
   signal O6: STD LOGIC VECTOR (3 downto 0);
   signal 07 : STD_LOGIC_VECTOR (3 downto 0);
    signal clock delay : time := 25ns;
begin
   UUT: Reg Bank
   port map (
       D \Rightarrow D_{\prime}
       EN => EN,
       CLK => CLK,
       CLR => CLR,
       00 => 00,
       01 => 01,
       02 => 02,
       03 => 03,
       04 => 04
       05 => 05,
       06 => 06,
       07 => 07
   );
process
   begin
   wait for 25 ns;
   CLK <= not CLK;
   end process;
   process begin
        -- our indexes are 210176F and 210483T
    -- In this test bench we are storing each digits of 21, 176, and
483
       CLR<='1';
       wait for clock_delay;
       wait for clock delay;
       CLR <= '0';
       wait for clock delay;
       EN <= "001";
      wait for clock delay;
       D <= "0010";
```

```
wait for clock delay;
      EN <= "010";
      wait for clock delay;
      D <= "0001";
      wait for clock delay;
       EN <= "011";
      wait for clock_delay;
      D <= "0111";
      wait for clock delay;
       EN <= "100";
      wait for clock delay;
       D <= "0110";
      wait for clock delay;
       EN <= "101";
       wait for clock_delay;
      D <= "0100";
      wait for clock delay;
       EN <= "110";
       wait for clock delay;
      D <= "1000";
      wait for clock delay;
      EN <= "111";
      wait for clock delay;
      D <= "1111";
      wait;
    end process;
end Behavioral;
```

19.8-to-12 ROM

```
______
_____
-- Company: UOM
-- Engineer: Gamage M S
-- Create Date: 05/19/2023 06:50:43 PM
-- Design Name:
-- Module Name: TB ROM 8 12 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB ROM 8 12 is
-- Port ();
end TB ROM 8 12;
architecture Behavioral of TB_ROM_8_12 is
   component ROM 8 12
       Port ( M : in STD LOGIC VECTOR (2 downto 0);
               I : out STD LOGIC VECTOR (11 downto 0));
   end component;
   signal M: std logic vector (2 downto 0);
   signal I : std logic vector (11 downto 0);
begin
   uut: ROM 8 12
      port map (M => M,
                I = > I);
   process
```

```
begin
      M<="000";
      wait for 100ns;
      M<="001";
      wait for 100ns;
      M<="010";
      wait for 100ns;
      M<="011";
      wait for 100ns;
      M<="100";
      wait for 100ns;
      M<="101";
      wait for 100ns;
      M<="110";
      wait for 100ns;
      M<="111";
      wait;
end process;
```

end Behavioral;

20. Slow Clock

```
_____
_____
-- Company: UOM
-- Engineer: Gamage M S
-- Create Date: 05/31/2023 02:23:54 PM
-- Design Name:
-- Module Name: TB Slow CLK - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity TB Slow CLK is
-- Port ();
end TB Slow CLK;
architecture Behavioral of TB Slow CLK is
component Slow CLK is
   Port ( Clk in : in STD LOGIC;
         Clk out : out STD LOGIC);
end component;
signal Clk in, Clk out : STD LOGIC;
signal clk status: std logic :='0';
signal delay : time := 10 ns;
begin
UUT: Slow Clk PORT MAP(
  Clk in => Clk in,
  Clk out => Clk out
```


```
process
begin

for i in 1 to 100 loop
        Clk_in <= clk_status;
        clk_status <= not clk_status;
        wait for delay;
    end loop;


wait;
end process;
end Behavioral;</pre>
```

Timing Diagrams


1. D FlipFlop




2. 3 to 8 Decoder




3. 2 to 4 Decoder




4. Full Adder




5. Half Adder




6. Instruction Decoder




7. Look-Up-Table for Seven Segment Display




8. 2-to-1 Multiplexer




9. 3-bit 2-to-1 Multiplexer




10.4-bit 2-to-1 Multiplexer




11.8 to 1 Multiplexer




12.4-bit 8-to-1 Multiplexer




13. Nano Processor




14.3-bit Program Counter




15.3-bit Ripple Carry Adder




16.4-bit Adder Subtractor




17.4-bit Register




18. Register Bank



19.8-to-12 ROM



20. Slow Clock



Conclusions from the lab

During the lab, the simulation process indicated that all the designed components performed as expected. However, when implementing the design on the Basys3 board, the results were not as anticipated. This disparity can be attributed to the Real-World Timing Constraints and hardware constraints.